Status report on the Schmidt telescope CCD camera controller.

<u> Alain Maury - February 1994</u>

This document describes the design of a new CCD camera controller adapted to Schmidt telescopes.

It contains the following sections:

Choice of the detectors
Implementation of a multi CCD camera
Controller boards design requirements
Controller design
Electronic components selection
Current status
Test system
Future readout system
Performance of a 9 wide CCD camera in sky surveillance

Approved for Public Release
Distribution Unlimited

the schematics of the controller can be found in appendix 1, and the data sheets of all the major components in appendix 2

20030213 100

1

AQ F03-05-0619

REPORT DOCUMENTATION PAGE Form A				orm Approv	ed OMB No. 070)4-0188		
Public reporting burden for this collection of igathering and maintaining the data needed, a collection of information, including suggestion Davis Highway, Suite 1204, Arlington, VA 222	and comp ins for red	leting and reviewing the collection o ucing this burden to Washington He	f informat adquarte	ion. Send o s Services,	comments rega Directorate fo	arding this but r Information	rden estimate or any Operations and Repo	other aspect of this orts, 1215 Jefferson
AGENCY USE ONLY (Leave blank)) [2. REPORT DATE		. REPOR	T TYPE AND	DATES CO	OVERED	
		1994		nterim F				
4. TITLE AND SUBTITLE						5. FUNDI	NG NUMBERS	
Status report on the Schmidt t	telesco	ope CCD camera contro	ller			F6170	8-93-W0076	
5. AUTHOR(S)								
Alain Maury (Amaury@ob	s-azur.	fr)						
7. PERFORMING ORGANIZATION		B) AND ADDRESS(ES)					ORMING ORGANI	ZATION
Observatorie de la Cote d'Azu 06460 Caussols	ır						RT NUMBER	
France						SPC-93-	-4007	
www.obs-nice.fr								
9. SPONSORING/MONITORING AGE	NCY NA	ME(S) AND ADDRESS(ES)					SORING/MONITO	1
EOARD PSC 802 Box 14						SPC-93-	4007	
FPO AE 09499-0039								
11. SUPPLEMENTARY NO								-
12a. DISTRIBUTION/AVAILABILITY ST	TATEME	NT				12b. DIST	RIBUTION CODE	
Approved for Public Rel						·	Α	
12. ABSTRACT (Maximum 200 words	s)							
This document describes a new of	CCD ca	amera controller adapted to	o Schm	nidt teles	copes.			
This report contains the following sections: Generalities; Implementation of a multi CCD camera; Controller boards design requirements; Controller design; Electronic components selection; Current status; Test system; Future readout system; Peformance of a 9 wide CCD camera in sky surveillance; plus Appendix 1 Schematics of the controller Appendix 2: Data sheets of the all the major components								
13. SUBJECT TERMS							15. NUMBER (OF PAGES
EOARD, Foreign reports, Telescopes				16. PRICE COD				
							10. FRICE COD	-
17. SECURITY CLASSIFICATION OF REPORT		ECURITY CLASSIFICATION OF THIS PAGE		CURITY C	CLASSIFICA CT	TION	20. LIMITATION	OF ABSTRACT
UNCLASSIFIED		UNCLASSIFIED		UNCI	LASSIFIED			JL
NSN 7540-01-280-5500						Stand Preso 298-1	dard Form 298 cribed by ANSI Std. 2 102	(Kev. 2-89) 39-18

Generalities

A typical "big Schmidt" telescope focal plane is in the order of 30 to 35 cm wide, with a focal lentgh not too different from 3.15 meters, giving a scale of 1 arc minute per mm, or 15 microns per arc seconds. Because of optics, the focal locus is a sphere, and this requires to bend the photographic plates in use, or to use field flattening elements in front of flat detectors, unless they intercept a part of the sphere small enough to be considered flat (typically less than 10 mm wide).

The very small size of CCD detectors has prevented their use inside Schmidt telescope until now when technology and reduced price allowed to design multi CCD cameras. On the other side, many photographic and replacement Kodak, by Eastman plates have been discotinued technology, even if less efficient have to be developed. It is already available currently using photometry make impossible to

photographic plates.

Because these telescopes are usually not "hot new" telescopes, because of the high price of the technology used, it is important to find ways to dramatically lower the price of these cameras so as to be able to convert from photography to CCDs. For example, a typical price for a thinned 2048*2048 pixel chip from Tektronix is in the order of \$80,000 a piece. A detector which would require 8 such chips would already cost \$0.64 millions. A "normal" price for a camera and its controller without CCD is in the order of \$15,000 a piece. The complete price of such a camera could easily cost several years of operating budget for these therefore necessary instruments using existing technology. It is rethink this problem in the light of low costs off the shelf CCD chips, and very compact camera electronics. Usual cameras are mounted at back of the telescope, and can be quite large without anv problems. A typical plate holder is only 5 to 10 centimeters thick, being in the optical path cannot generate much heat without affecting the quality of the images. A final aspect of this design is that controller have to be much faster than the typical astronomical CCD controller. The reasons for this are discussed below.

Covering as much field as possible using this type of focal plane requires using either relatively large individual CCDs or a larger number of smaller one. Because this approach obliges to use a large number of individual CCDs or multiplex the data, it is either an expensive one or a slower one.

Price considerations led to the use of off the shelf CCDs. In fact grade 4 CCDs are used. They usually have a relatively high number of cosmetic defects, but most of these are hot spots (pixels generating a very high thermal signal), and when the CCD is cooled down (lower than -30° C), these hot pixels dissapears, and the CCD becomes almost as good as a grade 1 CCD, with only a few defects such as dead lines and the like. However, the price difference is such that 9 grade 4 CCDs are expensive than a single grade 1 device (in fact the production of these CCDs have made such progresses that most of the chips sold as grade 4 are in fact grade 3 or better).

- It could have been possible to put all the CCDs in a single dewar, but the fact that the CCDs must be aligned very precisely tangential to the focal plane, plus the fact that a field flattening lens must be used led us to choose a different approach. If a single field flattening lens is used for all the CCDs, it will be large, thick, expensive and moreover will have poor optical quality (chromatic aberration). By using individual compact modules, each CCD is covered by a single thin plano convex lens. CCD alignement will be performed using a series of sky tests which will provide for each module information on focus, alignement and tilt on the optical axis.

To resume this section, a CCD controller adapted to Schmidt telescope ought to be:

- Compact (6*9 cm board in this design)
- Cool (no heat generation in the optical path)
- Fast (200,000 pixels per seconds)
- Inexpensive
- Self contained, so as to lead to multi CCD modules cameras
- Fiber optics based so as to avoid cross talk between modules

Choice of the detectors

The approach chosen here is to use relatively large CCDs (i.e. 2048*2048 pixels), and design a very compact electronic controller which is closely coupled with its camera. In fact, we are able to build most of the camera controller into a board which is merely 55*90 mm long. A power supply and bias voltage board is outside the telescope and connect to this main board via a flat ribbon cable. 5 fiber optics allow data exchange between the readout system and the controller (line start, master clock, A/D clock out, A/D output 1, A/D output 2). The use of fiber optics guarantees minimal crosstalk between individual camera modules.

After much searching and discussions, 2 vendors of inexpensive and large CCDs were selected. From both of them we were able to obtain prices in the order of \$2,000 to \$2,500 per grade 4 device, their data sheet is in this report. Their main characteristics are listed below:

Brand name	Loral	Kodak .
Size	2048*2048	2048*3072
Pixel size	15 microns	9 microns
Physical size	31.72 mm	18.43 *27.65 mm
Angular field of view	34.5	20 *30'
Number of CCDs/5 degrees	9	10
Pixel scale	0.979 "	0.587"
Readout registers	2	2
Full well potential	120,000 e-	85,000 e-

they presented We finally chose to use Loral CCDs because size implement the Their larger allowed to interesting features. positioning scheme described below, the pixels larger size was not felt to be a problem in normal seeing conditions at our observatory. Finally, it is possible ot use them in a partially inverted mode which doubles the dynamic range (to 220,000 e-) while supressing the blooming around bright stars. This didn't seem possible using the two phases of Kodak CCDs, eventhough their smaller pixel size would have allowed a better sampling of the images (at the cost of an even larger number of data to reduce).

These Loral CCDs are produced in Milpitas (CA - USA) and are different from the scientific Loral chips produced in Newport Beach (CA - USA). The orientation of the Milpitas plant is toward commercial devices (infact our chip's main commercial use is for Hasselblad's camera CCD backs), the production plant is more "industrial" than the Newport beach plants, and the yield of good chips is said to be much higher there. These CCDs are thick front side illuminated chips, which do not have a good blue sensitivity, but overall provide a quantum leap compared to photography since a 2 minutes exposures detect stars which would have required more than 30 minutes of exposures using a photographic plate. On the other hand the blue sensitivity is so poor that a IIaO plate does seem to give better results in the B band. In V the camera perform already much better than plates, and in red and infrared, the "speed" (as judged visually on the processed frames) is much better (5 to 10 times) than photographic plates. In Z band (1 micron band), the CCD sensitivity is not very high, but several 100 of times better than the 1Z plates, leading to potentially interesting results during the full moon, where Schmidt telescopes are normally unused.

Implementation of a multi CCD camera

The following diagram gives a rough idea of the mechanical implementation of each camera module and their installation inside a plate holder.


There is only a very slight overlap between each CCD (more precisely the distance between two sensitive surface is slightly less than the size of a single CCD's surface).

Several modes of observing are available with this positioning of the individual CCDs, 2 are described in the previous page.

The RA shift mode will likely be the "normal" mode of the camera, eventhough a scan mode will also be available. A version of the quad exposure mode will use "shift and add" technique to allow deep exposures to be made. While a filter wheel is currently used with our mono CCD camera system, only two filters will be available in unnatended mode with this camera (i.e. without having to bring the


telescope down and reload a new filter set). These filters units will contain 9 individual 50mm square filters on a single plate.

Individual CCD modules - Simplified plans - October 1993




The positioning of the individual modules is similar to the way a horse moves in a chess game. The CCDs are organised in 2 rows (4 others could be put inside the telescope plate holder).


Positioning of 9 CCD modules in the focal plane of the Schmidt telescope



RA shift mode: Several exposures with a 30 arc minutes drift in right ascension give several overlapping images of the sky.

Ouad-exposure mode: 4 individual exposures recreate a contiguous 11 square degrees exposure





Controller boards design requirements:

- The first requirement was space. The controller had to be as small as possible, and because each camera had to be roughly 6 centimeters from the next one, one of the physical dimension of the board had to be smaller than this. It was chosen to use surface mounted components for this reason (SOIC packages). At first, we thought we would have to build two boards (one for the logic signals, another for the analogic parts, both boards being mounted on a common mother board), but then realised that it was possible to fit all the components on boht sides of a single board. On the other hand, the power generation boards can be any size, and for practical reason, we chose to implement them on euroboard format cards (100*160 mm).
- The second requirement was acquisition speed. While it is a known fact that the readout noise grows as the square root of the readout speed, a small model convinced us that because of the high photon flux provided by our telescope it was a better use to have a fast readout controller so as to collect light as often as possible. The relative aperture is F/3.5, and for an exposure without filter, we find a typical photon flux of 150 photons per pixel per second (depending on wether or not the mooon is in the sky, less than 150 if the sky is dark, and up to 5 times that value during the full moon). The detection of faint stars will depend of the precision at which we can measure the sky background. If we compare with the current controller which has a 110 seconds readout time, with 19 electrons readout noise, not taking thermal noise into account (1 e-/sec.), we can compare two situations where the acquisition of a single image (exposure + readout time) will be done in 4 minutes:

 $\underline{Slow\ readout\ :}\ 130\ seconds\ of\ exposure,\ 110\ seconds\ of\ readout\ time\ (38130\ pixels/seconds\).$

During a 130 seconds, the photon flux per pixel is 19500 electrons, with a photon noise of 139.64 e-. The quadratic sum of 19 e- (readout noise) plus 139.64 e- (photon noise) is 141 e-. The photometric precision on the sky is thus 0.72%


<u>Fast readout</u>: 230 seconds of exposure, 10 seconds of readout time (using both CCD amplifiers, or a readout rate of 2x200,000 pixels/seconds, or 5.5 times faster than in the preceding example).

In this case, the photon flux is 34500 photons with a noise of 185.7 e-. The readout noise should be 2.34 times higher (square root of 5.5) at 44.58 e-. The quadratic sum is 191 e-, and the final precision at which one can measure the sky level is 0.55%, or a 30% increase compared to the slow readout mode. Compared to other applications, it is clear that a faster readout rate is better adapted to Schmidt telescopes.

Controller design

Generalities:

The typical organisation of an astronomical CCD camera is the following:



The transfert of charges inside the CCD is done with periodic signals (referred to as "clocks"), which have peculiar patterns and voltages (such as 1.5 volts to - 8 volts for examples).

These clocks are generated inside a sequencer which usually uses TTL signal levels (0 to 5 volts), while the voltages used for the clocks as well as for certain bias voltages used by the CCD amplifier stage are generated inside a bias voltage generation system. It is the role of the clocks drivers or "level shifters" to change the TTL clock levels to the voltage levels required by the CCD, as well as to amplify these signal to drive the CCD. Provided everything is correct with the clocks patterns and voltage values, the CCD generates a video signal during its readout. This signal is amplified using a double correlated sampling amplifier which extracts out of the peculiar video signal generated by the CCD values which is then fed to an analog to digital converter. This sends then data to a readout system, usually located relatively far from the telescope.

Electronic components selection:

- Finding the right parts to use in this controller has been a long process, and the final design of the main controller board is quite new compared to existing models. It is very optimised for its purpose.

- The voltage generation board does not contain any "clocking" signals. On the other hand, it generates heat, and is better located outside the telescope tube. We used a very classical design which uses a voltage reference, with source followers adjustable through multi turn trimmers. Other classical voltage sources (+/- 5 volts, +/- 15 volts) are generated using classical regulators. This board is connected to the main controller's board by a flat ribbon cable.
- The main controller board has to be very compact (5.5*9 cm at most). The smaller the number of connectors required, the higher the reliability of the camera. All the parts had to be available in SOIC package (surface mount). The only exception to this are the fiber optics connectors.
- To avoid crosstalk between the different camera modules, all oscillating signals have to be brought in and out using fiber optics. Because most fiber optics drivers are not directly TTL compatible, they require separate circuitry. After some search effort we located Toshiba parts which were fast enough for our purpose and directly TTL compatible (TOTX194 and TORX195). These parts alone cost almost one third of the components cost of this board.
- In order to operate several CCDs in a relatively small space either synchronously or asynchronously, it was necessary to have a single sequencer per module. After very long delays searching for the right part, we finally located Intel's new flexlogic IFX780 EPLD. This device contains 8 blocks which can be configured as either RAM or EPLD. Its development system can be purchased at low cost (which is not the case of the Altera part that we meant to use at first which costs around \$12,000 alone). In our application, some of the modules are programmed as a sequencer for the RAM, and the RAM part contains all the clocking pattern required to operate the CCD. In anti blooming integration mode, it is possible to drive one part of the IFX780 using a slower clock rate (self generated from the master clock by a frequency divider in an EPLD block).

Once an IFX780 has been programmed, it can be reprogrammed on the fly using a JTAG interface (for a different clocking pattern for example). A prototype board has been built using such a device, and it is been currently programmed to perform the required task. The schematics of connection of the IFX780 attached to this report will maybe have to be redrawn in the final version of the camera following the current tests.

- We chose to use Maxim DG333A quad SPDT analog switches as clock drivers. They were the only quad drivers available in SOIC packaging. They have fast switching time as well as low Ron impedance.
- All signals going to the CCD have an adequately chosen RC filter installed near the CCD.
- In order to use both CCD amplifiers, it was necessary to have a double acquisition chain

- Because of the fast readout speed compared to normal cameras, a video clamping amplifier was chosen. Using two operationnal amplifiers, it is possible to obtain voltage gains as high as 100. Burr Brown's OPA627 and 637 are used in our design.
- To supress the DC signal provided by the CCD amplifiers, an input clamp was also added.
- To provide the four clamps required (two inputs, two for the level substraction) we chose a DG445 quad SPST analog switch. It has relatively low Ron, and very low charge injection characteristics (5 pC).
- A double A/D converter with serial outputs was required. Conversion faster than 5 microseconds was also required. Preferably an input stage sample and hold amplifier as well as internal reference voltage source was required. This plus the SOIC package and the low cost of the unit left us with the choice of the Burr Brown PCM1750, which is a double 18 bits (linear to 14 bits) 4.5 microseconds converter.
- A separate master clock board has been built. It is simply a quartz oscillator, TTL drivers so as to provide drive capability for 9 fiber optics transmitters.
- Another board has been built for the synchronous generation of line start signals. It receives a line start signal from a PC (will may be generated by a DSP in the final version), and has similar TTL drivers to drive 9 fiber optics transmitters. Both cards are installed inside the G64 rack which will also contain the bias boards.
- The Peltier elements power supply is current regulated. It is made with a simple low cost circuit using off the shelf regulators.

 Because it generates a lot of electrical power (18 sources of 2 to 2.5 amps), this rack is located inside the machine room of the telescope.

Current status:

A camera using a Loral 2048*2048 CCD has been in use at our telescope since September 1993, but very poor weather has limited the number of nights used for real sky tests. Nevertheless, after 10 nights of observations (the telescope is mainly used for on going photographic programs) around 2 gigabytes of data have already been acquired with this system providing us with a sufficient amount of experience in data acquisition and reduction, as well as a large number of test images. This allowed us to better refine the use of the CCD, and among other showed very clearly that the anti blooming mode was a necessity in our application.

As far as the new controller is concerned, we discussed about the design choices with several CCD experts, among which F.H. Harris (U.S.N.O. Flagstaff) who have helped us to optimise some points in the design (choice of the analog switches for example).

After this design stage, electronic components are being procured, and construction of a first prototype of bias board and controllers will be

built. As soon as the programmation of the IFX780 is finished, sky tests will be performed using this new design.

A mechanical prototype is also being constructed. Vendors for vacuum connectors as well as connectors for glycol circulation have been located. These two systems will consist of a main connection system and distribution to every individual CCD module through a manifold.

Test system:

To test the first camera using this controller, we will use a 320C30 DSP module currently in use with the existing camera. Because it relies on the PC for data storage, it will be limited in readout speed. However, it will use the controller at its nominal speed of 200000 pixels per second. There will be a delay between each line so as to allow the PC to read the data and store it on the Exabyte tape drive. Some funding has already been found so as to buy a 320C40 DSP development system and it will be put into operation as soon as possible. As soon as we get one 320C40 working, we can put three modules into operation. A new collaboration is in progress with the "Planet Erkundung" group of the DLR (Deutsche Luft and Raum Fahrt), so as to continue work on the DSP based readout system.

Future readout system:

The readout system which is envisioned is based on 320C40 Parallel Digital Signal Processors (PDSPs) which control 3 CCD cameras each. These PDSPs have a high speed 8 bit parallel port (20 megabytes per seconds). A specially designed CCD port allows the conversion of data coming from a camera (i.e. 2 outputs from fiber optics in serial form) into one of the high speed links of the PDSP. It was possible to find a vendor that would add a memory extension to his PDSP modules, as well as develop a SCSI interface for raw data storage. A typical performance of this system will be to readout three CCD images into RAM in less than 10 seconds, and then transfert the images onto Exabyte tapes in 50 seconds during the following exposure. If the exposure is longer than 50 seconds, then some amount of image processing can be performed. Otherwise the normal operating mode will be to reload the images the following day and process them so as to extract the position and magnitudes of the stars.


In the end the system will consist of a massively parallel processor so as to perform real time star detection, as well as trailed objects detection. The processing power of such a system will have to be higher than several gigaflops.

Performance of a 9 wide CCD camera in sky surveillance:

This mode refers to a mode where the widest possible angular coverage is required. It uses no filters. If one limits the exposure time to less than 2 minutes (which is a good compromise between limiting magnitude around 20.5 and sky coverage), then it is possible to take 30 frames per

hour. This would be done using the RA shift method, where the telescope is shifted one field to the east, while the CCDs are being readout in 10 seconds. This would allow to cover 75 square degrees per hour, or 600 square degrees per 8 hours night, corresponding to 18.1 gigabytes per night, or almost 32 gigabytes, or 6 Exabyte tapes in the best (or worse?) case of 14 hours winter nights. This corresponds to the price of half a photographic plate.

Single triple CCD control module




Pushing this system to its limit, it is possible to think to the detection of fast moving near Earth objects where a long exposure time is unnecessary (an object with a 5 degrees per day motion stays on the same pixel only 5 seconds). The main limitation in this system is the Exabyte transfert time, which ought to be around 50 seconds, and which we are aiming to reduce at only 25 seconds. Using the system at these high speed would result in the following values:

Exposure time hourly sky cov. 8 hours 14 hours


120	7.5	600	1050
60	150	1200	2100
3.5	257.5	2060	3605


It should be noted that the whole sky is around 41000 square degrees, so these high speed modes, provided a real time reduction engine was available could cover one twentieth to one tenth of the visible sky per night with a limiting magnitude around 20 or 19 respectively. Such a system ought to be able to cover the whole sky visible from a given observatory in a matter of a dark run (or to generate this amount of data, even if it takes 2 years of calculation for a workstation to go through all the reduction...)


38 Megapixels camera with real time reduction





<u>Appendix 1:</u> Electronic Schematics of the controller

















Appendix 2: Data sheets of the main components of the controller

CCD442(FA2048) SPECIFICATIONS

ARRAY FORMAT PIXEL SPACING IMAGING AREA CCD TECHNOLOGY

ARCHITECTURE OUTPUT RATE

NUMBER OF OUTPUTS QUANTUM EFFICIENCY PIXEL UNIFORMITY RESPONSIVITY READOUT NOISE

EXTERNAL LOAD RESISTOR 3-20 K OHMS POWER DISSIPATION D.C. OUTPUT LEVEL PACKAGE

DEVICE MOUNTING DEVICE MATERIAL PROCESSING

2048 X 2048

15 MICRONS HORIZONTAL AND VERTICAL

30.7 MM X 30.7 MM

THREE-PHASE BURIED CHANNEL NMOS

FULL FRAME

2.5 MHz MAXIMUM

TWO

SEE PLOT FOR FRONTSIDE ILLUMINATION

+/-5 PERCENT

1.0 V/MICROJOULE/CM**2

<5e- RMS (4E-6SEC S/H TIME)</pre> OUTPUT AMP SENSITIVITY >0.6 E-6 VOLTS PER ELECTRON

> SEE GRAPH 14 VOLTS

AUGAT ISOTRONICS PI-4950S-1

SILVER-FILLED EPOXY

FOUR-INCH 30-50 OHM-CM EPI SILICON

2.5 MICRON MINIMUM GEOMETRIES TRIPLE-POLY SINGLE METAL

OPERATING MODES

BURIED CHANNEL (MPP)

SURFACE CHANNEL

CHARGE CAPACITY DARK CURRENT OPERATING VOLTAGES OPERATING TEMPERATURE

100,000e-<25pA/cm**2 400,000e-<2nA/cm**2

SEE TABLE

25 C .

C.T.E.

>0.99999

SEE PLOT

The FA2048 is a 2048 x 2048 element solid state charge coupled device area image sensor which is intended for use in high resolution detector imaging systems and a variety of scientific and organized as a matrix array of 2048 horizontal lines by 2048 vertical columns of charge-coupled photoelements. The pixel spacing is 15 microns by 15 microns.

Excellent low poice performs

Excellent low noise performance is achieved by use of a buried channel CCD structure and a single stage low noise output An additional implant under one array phase allows amplifier. charge integration with all vertical array phases off which decreases dark current 100 fold.

Device processing is done using 2.5 micron design rules. The single-metal, triple-poly process allows three phase CCD layout with smaller pixel geometries and fewer array blemishes.

VERTICAL ARRAY CLOCKS A1, A2, and A3 are polysilicon gates used to transfer charge down the buried channel to the horizontal CCD multiplexer. Vertical columns are separated by a channel stop region. Incident photons pass through the gate structure, are absorbed in the silicon crystal structure and create electron-hole pairs. The resulting photoelectrons are collected by the photosites during the integration time. An implant under one of the array phases creates a virtual well which collects the photoelectrons even with all the gates in the low(collapsed) state. This multi-pinned phase mode greatly decreases dark current generation in the integration mode. To increase charge capacity, the device may be operated by conventional methods by keeping one of the array phases on(high) during integration. The CCDs may be clocked at larger voltage levels, thus operating in surface channel mode, to increase charge handling capability.

The imaging array is divided into an upper and lower half. Each 1024 X 2048 half may be clocked independently or together. A serial CCD along the top and one along the bottom make it possible to clock each half out simultaneously or, if desired, the entire array out one side. The packaging pinouts are arranged so that the device may be rotated 180 degrees without changing timing by using the other serial mux. The Array Transfer Gate is the final array gate before charge is transferred to the serial multiplexer. For simplified timing, and fewer clocked lines the ATG may be tied to A2.

HORIZONTAL ARRAY CLOCKS M1,M2, and M3 are polysilicon gates used to transfer charge down either of the two horizontal buried channel CCDs to the output amplifier. The channels are twice the size of the vertical CCD channel to permit binning of charge. With binning, the array can be operated normally(2048 X 2048), as a 1024 X 2048 or binned as a 1024 X 1024 device. The transfer from the vertical array is into phases two and three of the horizontal CCD. The horizontal multiplexer has 16 additional "pixels" between the array and the output amplifier. The output from these transfers contain no signal and may be used as a dark level reference. The last gate in the horizontal multiplexer is sized twice as large as the other gates and can be used to bin charge from adjacent columns.


OUTPUT AMPLIFIER The FA2048 has two output amplifiers, one at the end of each serial multiplexer. Each is a single FET floating diffusion amplifier with a reset MOSFET tied to its input gate. Charge clocked from the serial multiplexer changes the voltage on the output amplifier gate. It is reset by use of the reset MOSFET. The Output amplifier drain is tied to VDD. The source is connected to an external load resistor to ground. The source constitutes the output of the device.

DEVICE GRADING Device grading helps establish a ranking for the image quality that a CCD will provide. Blemishes are characterized as row and column outages, hot pixels(excess response) and dark pixels(reduced response). A blemish is defined as a deviation outside the arrays' specification for photoresponse uniformity.


Blemishes are characterized in the central zone and for the total array. The central zone is defined as the middle 1024 X 1024 pixels. No row defects are permitted for any of our graded devices.

	CENTR	RAL ZONE	TOTAL	ARRAY
GRADE	PIXELS	COLUMNS	PIXELS	COLUMNS
0		DEFECT	FREE	
1	40	2	100	5
2	100	8	300	30
3	300	15	500	60


3 RG 31 RG 4 RD 32 RD 32 RD 33 BS BD 33 BS BD 34 BD 34 BD 35 M01 BS M02 BD M02 BD M02 BD M02 BD M03 BD M03





FA2048L CONFIGURATION




OUTPUT AMPLIFIER










TYPICAL OPERATING VOLTAGES

	Burried	Channel	(MPP)	Surface	Channel
	HIGH	LOW		HIGH	LOW
Ml	+7	-4		+16	0
M2	+7	-4		+16	0
МЗ	+7	-4		+16	0
RG	+8	o		+12	0
OSG	+7	-4		+16	0
Al	+2	- 8		+14	. 0
A2	+2	-8		+14	o
A3	+2	-8		+14	0
ATG	+2	-8		+14	o


D.C. VOLTAGE LEVELS

OD	20
ORD	 13
OTG	1.0


Substrate is Grounded



NON-MPP MODE OF OPERATION



MPP MODE OF OPERATION



10 ns FLEXIogic FPGA FAMILY WITH SRAM OPTION **IFX780**

- High Performance FPGA (Field Programmable Gate Array)
- -80 MHz System Clock Frequency - Deterministic 10 ns Pin-to-Pin Propagation Delays
- 5,000 Equivalent Logic Gates or up to 10,240 Bits of SRAM
- 0.8μ CHMOS* Technology
- Power Management Options Minimize Active Power Consumption (1.5 mA/MHz)
 - Zero Power Standby
- circuit Reconfiguration/Programming --- Supports Boundary Scan and In-JTAG 1149.1 Compatible Test Port
- -- Improves Fitting of Complex Designs (CFBs) Linked by a 100% Connectable
- Eight Configurable Function Blocks

- Any CFB can be either 24V10 Logic or SRAM Block
- -Up to 80 Complex Macrocells
- CFB Selectable 3.3V or 5V Outputs
 - Open-Drain Output Option
- Allocation Supports up to 16 Product - Dual Feedback on All I/O Pins erms Per Macrocell with No Performance Penalty
- Flexible Preset/Clear Options
- Supported by Industry Standard Design and Programming Tools

132 POFP

84 PLCC

290459-1

Package Options

290459-2

GND 5 O <u>ဗ</u> œ 2 JTAG/Vpp S Clock N N Inputs ដ 0 2 8 8 Macrocells 8 8 Package 2 POFF Pins 132 8

CHMOS is a patented process of Intel Corporation.

- 128 x 10 SRAM Configuration
- 24V10 Macrocell Features
- 12 Clocking Options
- Fast 12-Bit Identity Compare Option -Selectable D/T/JK/SR Filp-Flops

INTRODUCTION

ic FPGA (Field Programmable Gate Array) family. The iFX780 consists of eight configurable function Each CFB can be defined either as a 24V10 logic block or as a block of 128 x 10 SRAM. This combination will provide approximately 5,000 gates of logic in either PLCC or PQFP packages. blocks (CFBs) linked by a 100% connectable matrix. The iXF780 is the first member of the Intel FLEXlog

Flexible Performance

vanced process technology combined with power management options enables very low active and nology to provide an 80 MHz external clock frequency with predictable 10 ns pin-to-pin delays. This ad-The iFX780 uses Intel's 0.8 µ CHMOS EPROM techstandby power consumption.

Flexible Features

cations such as portable or embedded systems where CPUs operating at 3.3V still need to commu-The unique combination of features available in the nicate to 5V peripherals. The combination of SRAM and logic in a single device becomes a big advantage when designing communication controllers or bus interface controllers where memory is required for buffering data in addition to the logic for the coniFX780 make it ideal for a wide variety of applications. For example, the high pertormance and flexible clock options provided are designed to support functions such as bus control, custom cache control and DRAM control for the current and next generation of Intel microprocessors. The very low power consumption and user selectable 5V/3.3V outputs allow the iFX780 to be used in mixed voltage applitroller design itself

Flexible Testing and Programming

flexibility in prototyping new designs, but also sup-ports applications where the final configuration is not fixed. New configurations may be downloaded to the reconfiguration not only allows the designer ultimate iFX780 upon power-up to reflect changes in system organization or design requirements that cannot be compatible pins to support boundary scan, in-circuit reconfiguration, and programming modes. In-circuit The iFX780 also provides dedicated JTAG 1149.1 determined at production time.

Flexible Tools Support

try standard design entry/programming environ-The FLEXLogic FPGA family is supported by indus-

ments including Intel's PLDshell PlusTM software. This software runs on i386TM or higher PC-compatible platforms.

INTERCONNECT

of the CFB blocks is 100% connectable. Any combination of signals in the matrix can be routed into any The Global Interconnect Matrix that connects each CFB block, up to the maximum fan-in of the block This high degree of connectivity between CFB blocks eliminates routing problems during rework of a complex design.




Figure 1. Interconnect Matrix

CONFIGURABLE FUNCTION BLOCKS

24V10 Mode

Each 24V10 block contains a product term array, a P-Term Allocation circuit, 10 macrocells, clocks and I/O logic in the familiar architecture of a simple PLD.

macrocell ratio (2.4:1). This improves the fitting capacity of the IFX780 architecture by providing more available interconnect lines from the global intercon-The 24V10 CFB blocks have a superior fan-in to nect matrix for each macrocell

is available that can perform a compare of up to 12 bits within the tpp of the device. The 24V10 blocks also provide two asynchronous Clear/Preset control terms and two Output Enable Within each 24V10 block an identity compare circuit control terms (with an inversion option for each)

October 1992 Order Number: 290459-002

% 등

SOP Terms

ync/Delayed

Async

च्यु इ

ADVANCE INFORMATION

Delayed clock is similar to synchronous, but there is a local delay added (within the CFB) to either of the two synchronous clock signals.

Asynchronous mode is where the register clock uses one of the two local CFB ACLK product terms.

-	Mode	Tsu	THOLD	1 00
L	Synchronous	6.5	0	9
L	Delayed	9	2	8
<u> </u>	Asynchronous	7	9	12
J				

In addition, each clocking mode may be inverted to allow the macrocell register to be clocked either on the rising or falling edge of the clock signal. This

global clock pins.

Table 1. Clock Mode Timings

Mode	Tsu	THOLD	8
Synchronous	6.5	0	9
Delayed	5	7	80
Asynchronous	2	9	12


2

combination provides up to twelve different clock options for each macrocell.

Control Signais

There are 4 control signals in each CFB in addition to the clocks (see Figure 4). These include two Output Enable (OE) signals, and wo asynchronous Clear/Preset signals. Each control signal is generated by a single product term from the local 24/10 AND array with an inversion option. This allows multiple product term control equations to be imple-

Comparator Logic



feedback paths shown in Figure 2. This allows macrocells to be used for buried logic while the 1/O pins

Each I/O of the device has dual (internal and pin)

Macrocell

Synchronous

CLK PIN

Asynchronous ANY SIGNAL

Delayed

Macrocell Configurations

290459-4

Ş

C/P2

Figure 2. CFB as 24V10 Block

are used as inputs. Depending on the package used, some macrocell outputs may not be brought outside the package. These I/Os may still be used to provide buried logic since internal feedback is available.

The macrocells can be configured either as a fast combinatorial block, a D-register, or a T-register. J/K and S/R registers are available as software emula-

There are three clocking modes available for every macrocell (see Figure 3): synchronous, delayed, and asynchronous. Table 1 shows the different timing options each clock mode offers.

Clocking Modes

290459-5


Figure 3. Clocking Modes

Macrocell

Local ACLK Array

Figure 4. Control Signals

ADVANCE INFORMATION



2

Figure 5. 12-Bit Identity Compare Logic

The number of bits that can be compared is only limited by the fan-in of the CFB. Since the fan-in is 24 signals, a 12-bit comparator is the maximum implementation possible. When less than 12 bits are being compared, the other signals available from the Interconnect Matrix can be used in equations. For instance, doing an 8-bit compare still leaves 8 other signals on the block fanin (24-16 = 8). The bits being compared may also be used to implement SOP logic in parallel with the compare function. The output of the comparator circuit may be used in place of any of the product term pairs in the product term allocation logic allowing the compare result to be used in any macrocell. However, only one of the ten macrocells in the CFB can use the comparator output.

2-7

Product Term Allocation

of other approaches. The P-terms are typically grouped into sets of two product terms each, and there are two sets per macrocell. The iFX780 uses the patented intel product term allocation scheme, which gives better utilization of the P-term resources without the performance penalty

tional product terms and can support up to 16 Fterm equations (see Figure 6). The performance of any macrocall is the same whether 2 or 16 P-terms are being used. Each macrocell may borrow from adjacent macrocells in order to increase the total number of P-terms to a maximum of 8. In addition, the macrocells located at the "ends" of each CFB have access to addi-




Figure 6. CFB Product Terms

9.R

SRAM Configuration

tional manner by using 7 bits of the 24 signal fan-in as address information and 10 bits as data-in. Three bits are used for BE, WE, and OE controls (see Ta-128x10 (128 words by 10 bits) SRAM block (see Figures 7 and 8). The SRAM is accessed in a convenconfigured 8 Each iFX780 CFB block can

Table 2. SRAM Function Table

	Inputs		der	0,10
BE	WE	<u> 30</u>	Cycle	1/O Pins
-	×	X	None	Disabled
0	1	1	Read	Disabled
0	1	0	Read	Enabled
0	0	1	Write	Disabled
0	0	0	Write	Enabled

It is possible to define the SRAM memory either with a bidirectional I/O data bus or with a separate input data bus and output data bus.

chip non-volatile configuration cells during power-up. Therefore, the data in the SRAM can be pre-configured at programming time. As long as no memory writes to this block are executed, the SRAM will contain a copy of the nonvolatile cells. In this way, the SRAM block can be used as read only The SRAM memory bits are initialized by the onmemory (ROM). When a CFB is configured as a SRAM, regular Sum-of-Product logic is unavailable in that block. All of the macrocells and P-terms have been converted to SRAM use. Different sized SRAM organizations are possible by cascading multiple CFBs to increase the width or depth of the memory.

Input Configuration

feedback pullup option on any CFB input. This option can be used to reduce power consumption for 5V inputs but may increase leakage currents during The iFX780 can be configured to enable a weak nput transitions.

Output Configuration

3.3V SELECTION

the appropriate V_{CCO} pins to a 3.3V power supply. While the iFX780 still requires 5V V_{CC} for normal operation, the V_{CCO} pin associated with each CFB The pins in an I/O block can operate at 3.3V by tying

and 5V peripheral logic. In addition, all input pins are 5V safe so mixing 3.3V outputs and 5V inputs is suptrol the output voltages of the I/O pins in that block. This allows the iFX780 to be used in mixed voltage systems. For example, the iFX780 device may be used as an interface to bridge between a 3.3V CPU may be connected to either 5V or 3.3V to con ported. Power sequencing is required when any or all CFBs operate at 3.3V levels. In this case, the 5V source must be equal to or greater than the 3.3V source during power-up. During power-down, the 3.3V source must be less than or equal to the 5V source.

Open Drain Output Option

The device can also be configured to enable an open drain output option for each I/O pin. If desired, more complex equations can be implemented by us-ing multiple open drain outputs with an externally supplied pull-up resistor to emulate an additional OR plane.

TTL versus CMOS Outputs

There is a weak pullup provided for CMOS compati-ble outputs. This pullup is always active in both 3.3V and 5V modes.

JTAG/IEEE 1149.1 TESTABILITY

The JTAG/IEEE 1149.1 Standard Boundary Scan architecture is implemented in the iFX780. This feature supports fault isolation testing of board designs at the component level and enhances production testing, field repair, and is ideal for Fault Tolerant applications.

associated logic which are accessed through the Test Access Port (TAP). The TAP interface consists of three inputs: Test Mode Select (TMS), Test Data in (TDI) and Test Clock (TCK), and one output: Test Data Out (TDO). The iFX780 boundary scan support consists of an instruction Register, a Data Register, scan cells, and

The boundary scan cells of the IFX780 external signals are linked to form a shift register chain for all active pins. This chain provides a path which can be used to shift in test stimulus as well as shift out test response data for inspection.

vice while observing the input buffers of the other device. This same technique may be used to perform simple in-circuit functional testing of the iFX780 tween two JTAG devices on a circuit board by plac-ing a known value on the output buffers of one de-For example, a continuity test may be performed befor prototyping new system designs.

FX780

ADVANCE INFORMATION




Figure 7. SRAM Overall Block Dlagram




Figure 8. SRAM Functional Block Diagram

dard programming, in-circuit reconfiguration, and in-circuit programming. The 4-pin JTAG test interface is also used for stan-

Boundary Scan Instructions

supports public instruction opcodes, "semi-public" instruction opcodes used for the Program/Verify modes, and additional Intel private instructions. The iFX780 boundary scan Instruction Register (IR)

Public instructions

EXTEST (IR Opcode 00000 Binary)

values contained in the boundary scan cells which allows testing of circuitry external to the iFX780 package, typically for printed circuit board intercon-The EXTEST instruction drives the output pins to the

BYPASS (IR Opcode 11111 Binary)

The BYPASS instruction selects the one bit ByPass Register, (BPR), to be connected to TDI and TDO.

SAMPLE/PRELOAD (IR Opcode 00001 Binary)

lows a "snap-shot" of the values of the pins of the iFX78O in an unobtrusive manner and 2) preloads data to the iFX780 pins to be driven to the system circuit board when executing the EXTEST instruc-The SAMPLE/PRELOAD instruction is used for two functions. The SAMPLE/PRELOAD instruction 1) al-

IDCODE (IR Opcode 00010 Binary)

The IDCODE instruction selects the ID code register to be connected to TDI and TDO allowing the IDcode to be serially shifted out of TDO.

UESCODE (IR Opcode 10110 Binary)

tronic Signature (UES) register to be connected to TDI and TDO allowing the UES code to be serially shifted out of TDO. The UESCODE instruction selects the User Elec-

HIZ (IR Opcode 01000 Binary)

The HIZ instruction sets all I/Os to a high impedance state.

IN-CIRCUIT RECONFIGURATION

The IFX780 supports in-circuit reconfiguration and in-circuit programming through the use of the 4-pin JTAG test port. Downloading a new configuration can be accomplished by simply shifting the new data into the device.

design is confirmed it may be programmed into the non-volatile cells so that the configuration will not be lost even when the power is turned off. This is also done through the use of the JTAG test port plus the This may be done as many times as desired in a prototyping scenario. Once the final version of the programming voltage pin (Vpp). For more details on in-circuit reconfiguration and programming please refer to the iFX780 Device Programming and in-Circuit Reconfiguration Specification and supporting application notes.

2

SECURITY

bit is set, the design cannot be read out of the non-volatile cells or the SRAM. The state of the nonvolatile security bit at power-up determines access and A programmable security bit controls access to the data programmed into the device. Once this security cannot be changed by in-circuit reconfiguration.

SOFTWARE SUPPORT

PLDshell Plus

for Intel programmable logic and is all you need to begin designing with Intel FPGAs. With PLDshell PLDshell Plus is a sophisticated development tool you can develop, compile, and simulate efficient designs for Intel FPGAs and PLDs. PLDshell Plus includes several enhancements over earlier versions:

- Design Merge
- SRAM Configuration Support
- Compare Operation Support
- Simulation Support for Intel FPGA ı
 - Vector Notation
- Full Mouse Support
- Device Selector

Design Merge

PLDshell Plus can merge multiple PDS design files into any Intel PLD, including the Intel iFX780. The Merge function makes it easy for designers to consolidate multiple PLDs into a single, high-performance FPGA or PLD.

FPGA Architectural Feature Support

PLDshell Plus supports all of the innovative architectural features of the iFX780 through the implementation of new language syntax such as:

- SRAM configuration
- Compare operation
 - Buried macrocells
 - Clocking options
- 3.3V and 5V options

Functional Simulation

PLDshell Plus allows the designer to simulate the internal function of any Intel FPGA or PLD for rapid design verification. PLDshell Plus provides the following simulation capabilities:

- Event-driven simulation of combinatorial, registered, and state machine designs
- Ability to set any input, preload any register, and compare any output against an expected value
- Ability to group signals together (form a vector) to simulate a bus
- Generation of test vectors from simulation resuits for inclusion in the JEDEC file
- Simulation history file with ability to output a subset of signals to a secondary trace file

Device Selector

then use the PLDshell Plus device selector to pick a list of appropriate devices. After a design is compiled or estimated through PLDshell Plus a report file is generated. Contained in the report file is a listing of suggested devices appropriate for the target de-The designer can develop the logic design first, and

System Requirements

Listed below are the minimum requirements for a system in order to use PLDshell Plus:

- Intel 386 based PC compatible 2MB RAM (minimum)
- VGA monitor/adaptor
- DOS 3.1 (or later)

ADVANCE INFORMATION **FX780**

THIRD-PARTY SUPPORT DESIGN SOFTWARE

Third party tools support will be provided by the fol-

- ATGENTM Test Generation: Automatically generates high coverage functional test vectors for programmable logic devices. lowing vendors: Acugen
 - Cadence
- ComposerTM: Comprehensive suite of design entry, debug and documentation capabilities.
- Verilog-XLTM and VHDL-XLTM: Digital logic simulators and interactive debug environment.
 - Data I/O
- . ABEL™: Design software allowing you to describe and implement logic designs.
- that combines a testability analysis of the device under design or test with fault grading and auto- PLDtest™ Plus: Integrated software package matic test vector generation.
- Logical Devices
- CUPL™: High level, universal design software package.
- Mentor Graphics
- Design Architect™: Integrated system of schematic, symbol, and text editors for capturing de-
- QuickSim™: High performance logic simulator for function and performance verification.
- be used for all types of programmable logic with automatic device selection, automatic partition- PLDesigner-XL(R): Powerful design tool that can ing and functional simulation.
- OCAD
- --- PLD Tools & Schematic Design Tool™: Soft-ware tool environment including schematic entry, test vector generation and multiple forms of in-
- Verification/Simulation ToolTM: Series of soft-ware tools for performing timing-based simulation of designs.

- Quad Design
- --- MOTIVETM: Advanced timing verifier for identify-ing setup and hold violations in a design.
 - Viewtogic
- ViewPLD & Powerview™: Integrated schematic capture and simulation environment.

PROGRAMMING SUPPORT

Programming Support will be provided following ven-

- BP Microsystems
 - PLD 1100 • Data I/O
- Unisite 2900/3900
- Elan
- Model 6000
- Logical Devices
 - ALLPRO
- Sprint Plus

DEVICE MODELS

Simulation models will be provided by the following vendors:

- Logic Modeling Corporation
- Smart Model: Device model support for behavioral simulation through a variety of simulators.
 - Viewlogic

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Min	Mex	Units
να	Supply Voltage(1)	-2.0	+7.0	٧
νрр	Programming Supply Voltage(1)	-2.0	+13.5	^
۷,	DC Input Voltage(1, 2) -0.5 V _{CC} +0.5	-0.5	Vcc+0.5	^
tsra	Storage Temperature	-65	+150	Ç
\$AMB	Ambient Temperature(3)	-10	÷ + 85	٠.

ADVANCE INFORMATION

NOTICE: The data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local intel Sales office that you have the latest data sheet before finalizing a design.

*WARNING: Strassing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

- Voltages with respect to ground.
 Minimum Dc input it a -0.5V, Linking transitions, the inputs may undershoot to -2.0V or overshoot to +7.0V for periods less than 20 ns under no load conditions.
 Under bias. Extended temperature versions are also available.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
ναν/αα	Supply Voltage - 5V	4.75	5.25	^
Λσο	Output Supply Voltage - 3.3V	3.0	3.6	^
ViN	Input Voltage	0	χ	>
٧o	Output Voltage	0	οσο _Λ	^
TA	Operating Temperature	0	+ 70	၁•
ځډ	Input Rise Time		200	ns ns
ţ.	Input Fall Time		200	su

D.C. CHARACTERISTICS (TA = OCto +70°C, VCC = 5.0V ±5%)(4)

Symbol	Parameter	UIM	Typ	Max	Units	Test Conditions
V _{IH} (5)	High Level Input Voltage	2.0		V _{CC} + 0.3	۸	
V _{IL} (5)	Low Level Input Voltage	-0.3		9.0	۸	
VoH	5V TTL High Level Output	2.4			^	$1/0 = -4.0 \text{ mA D.C.},$ $V_{CC} = Min$
	5V CMOS High Level Output	V _{CCO} -0.2			>	$1/O = -20 \mu A D.C.$ $V_{CC} = Min$
	3V High Level Output Voltage V _{CCO} −0.2	Vcco -0.2			^	$1/O = -20 \mu A D.C.$ $V_{CC} = Min$
VOL	5V Low Level Output Voltage			0.45	>	I/O = 12.0 mA D.C. $V_{CC} = Min$
	3V Low Level Output Voltage			0.2	^	$1/O = 20 \mu A D.C.$ $V_{CC} = Min$
<u>.</u>	Input Leakage Current			±10	μA	V _{CC} = Max, V _{IN} = GND or V _{CC}


- * Typical values are at T_A = 25°C, V_{CC} = 5V. 5. Absolute values with respect to device GND; all over and undershoots due to system and tester noise are included. Do not attempt to test these values without suitable equipment.

D.C. CHARACTERISTICS (T_A = θ C to +7 θ C, V_{CC} = 5.0V ±5%)(4) (Continued)

Symbol	Parameter	Min	Typ	Min Typ Max Units	Units	Test Conditions
, loz	Output Leakage Current			±10	μА	μΑ V _{CC} = Max, V _{OUT} = GND or V _{CC}
(g)	Output Short Circuit Current	-30		-120	шA	-120 mA V _{CC} = Max, V _{OUT} = 0.5V
8S ₁	Standby Power Supply Current		1		ΨW	V _{IN} = V _{CC} or GND, Outputs Open
toc Active	I _{CC} Active Power Supply Current		1.5		mA per MHz	MHz VIN = V _{CC} or GND, Outputs Open, Device Programmed as Four 20-Bit Counters

NOTE: 6. Not more than 1 output should be tested at a time. Duration of that test should not exceed 1 second.

A.C. TESTING LOAD CIRCUIT



A.C. TESTING INPUT, OUTPUT WAVEFORM	INPUT 1.5VTEST POINTS	OUTPUT 1.5V + 1.5V 5.00HTS 230459-12
₹		<u> </u>

SWITCHING TEST CIRCUIT

	3	(Comm	Commercial	Monator Ontario
Specification	Г о	3	-84 -14	R2	measured Output Value
teo	Closed	35 pF	330U	T007	1.5V
tezx	Z → H: Open Z → L: Closed				1.5V
tþxz	H → Z: Open L → Z: Closed	5 pF			$H \rightarrow 2$: $V_{OH} - 0.5V$ $L \rightarrow 2$: $V_{OL} + 0.5V$

PIN CAPACITANCE (TA = O'C to +70°C, VCC = 5.0V ±5%)(7)

Symbol	Parameter	Conditions	Z.	Typ	Typ Max	Sait Calif
Š	Input Capacitance	$V_{IN} = 2V, f = 1.0 MHz$		10	12	ρF
ဝ	I/O Capacitance	V _{OUT} = 2V, f = 1.0 MHz		12	15	PF
Š	Clock Pin Capacitance	$V_{OUT} = 2V, f = 1.0 MHz$		15	18	면
Q Q	V _{PP} Pin Capacitance	f = 1.0 MHz		12	15	pΕ

NOTE:
7. These values are evaluated at initial characterization and whenever design modifications occur that may affect capaci-

inte.

IFX780

ADVANCE INFORMATION

COMBINATORIAL MODE A.C. CHARACTERISTICS (T_A = 0°C to +70°C, V_{∞} = 5.0V ±5%)

		Æ	IFX780-10	10	=	IFX780-15	2	Inte
Symbol	Parameter	Ē	Typ	Min Typ Max Min Typ Max	Min	Тур	Max	
te _D (8)	input or I/O to Output Valid			10			15	SU
(9)	tp _{ZX} (9) Input or I/O to Output Enable			12			18	٤
tpx7(9)	t _{PXZ} (9) Input or I/O to Output Disable			12			18	SE.
Ę	Input or I/O to Asynchronous Clear/Preset			15			20	SC.
COMP	Comparator Input or I/O Feedback to Output Valid			₽			15	ns

REGISTER MODE—IFX780-10 CLOCK A.C. CHARACTERISTICS (TA = 0°C to +70°C, V_{CC} = 5.0V ±5%)


	-	Synch	Snoue	Synchronous Delayed Syric	Syllic	Async	2	Inte	
Jogmy	Рагалетет	Min	Max	Min	Max	Min	Max		
CNT1(8)	CNT1(8) Max Counter Frequency 1/(t _{SU} + t _{CO1})—External Feedback	80		6.92		71.4		MHz	
CNT2 ⁽⁸⁾	CNT2(8) Max Counter Frequency 1/(t _{CNT})—internal Feedback	80		76.9		71.4		MHz	
MAX ⁽⁸⁾	Max Frequency (Pipelined) 1/(t _{CP})—No Feedback	100		92.9		8		MHz	
) S	Input or I/O Setup Time to CLK	6.5		S		2		S	,
æ	Input or I/O Hold Time from CLK	0		2		9		2	
ğ	CLK to Output Valid		9		8		12	2	
8	CLK to Output Valid Fed Through Combinatorial Macrocell		16		8		22	2	
Ž.	Register Output Feedback to Register Input— Internal Path		12.5		5		-	25	—
	CLK Low Time	4		•		2		2	_
₹	CLK High Time	4		4		2		2	
ٷ	CLK Period	9		10.5		12.5		2	

8. Half outputs switching per block. 8. tezx and texz are measured at $\pm 0.5V$ from steady state voltage as driven by specified output load. texz is measured with $C_L = 5$ pF, $Z \rightarrow H$ and $Z \rightarrow L$ are measured at 1.5V on output.

REGISTER MODE—IFX780-15 CLOCK A.C. CHARACTERISTICS ($T_A = 0^\circ \text{C to} + 70^\circ \text{C}, V_{CC} = 5.0V \pm 5\%$)

		Synchr	Synchronous	Delayed Sync	Sync	Async	ji L	a dict	
Symbol	Tarana da	Min	Max	Min	Max	Min	Max		
fonti	Max Counter Frequency 1/(tgu + tco1)—External Feedback	20		920		50		MHz	
fCNT2	Max Counter Frequency 1/(tcyr)—Internal Feedback	20	-	20		50	,	MHz	
fMAX	Max Frequency (Pipelined) 1/(t _{CP})—No Feedback	66.7		62.5		62.5		MHz	
tsu	Input or I/O Setup Time to CLK	11		8		3		SI.	
Ŧ	Input or I/O Hold Time from CLK	0		2		9		દ	
5	CLK to Output Valid		8		12		11	2	
tc02	CLK to Output Valid Fed Through Combinatorial Macrocell		19		22		27	ន	
tcnt	Register Output Feedback to Register Input—Internal Path		20		82		ଷ	2	
호	CLK Low Time	7		7		^		ຊ	
ţ	CLK High Time	2		7		7		S	
ٷ	CLK Period	15		15		15		SE	

COMBINATORIAL MODE WAVEFORMS




intel.

IFX780

advance information

REGISTERED MODE WAVEFORMS




SRAM READ—A.C. CHARACTERISTICS (TA = 0°Cto +70°C, V∞ = 5.0V ±5%)

		IFX78	IFX780-10	IFX7	IFX780-15	-
	Parameter	Min	Max	Min	Max	
	Time	15		20		SU
	cess Time		15		20	SE
++	Block Enable Access Time		15		82	Su
╁	Output Enable to Output Valid		10		15	us
ŀ	Output Hold from Address Change	2		ဇ		٤
I IBLZ''' DIOCK CITADIE	Block Enable to Output in Low Z	6		2		ş
_	Block Disable to Output in High Z		10		15	હ
_	Output Enable to Output in Low Z	ဇ		2		Su

2-18

5,17



SRAM WRITE—A.C. CHARACTERISTICS (TA = 0°C to +70°C, VCC = 5.0V ±5%)


		IFX78	IFX780-10	IFX7	IFX780-15	1
эушро	Farameter	Min	Max	Min	Max	OURIS
twc	Write Cycle Time	15		20		us
tew	Block Enable to End of Write	12		16		SU
tAW	Address Valid to End of Write	15		20		SU
tas	Address Set-up Time	3		4		Su
twp	Write Pulse Width	12		16		us
twa	Write Recovery Time .	0		0		ns
tow	Data Valid to End of Write	12		16		us
ф	Data Hold Time	0		0		SI
t _{OHZ} (1, 2, 3)	Output Disable to Valid Data In	10		13		ន

NOTES:
1. These signals are measured at ±0.5V from steady state voltage as driven by specified output load. Z → H and Z → L are measured at 1.5V on output.
2. These signals are measured with C_t = 5 p.F.
3. Does not apply for separate data in and data out buses.


intel.

IFX780


TIMING WAVEFORM OF WRITE CYCLE (WE Controlled Timing)



TIMING WAVEFORM OF WRITE CYCLE #2 (BE Controlled Timing)



ICC VS FREQUENCY



POWER-UP RESET

Because V_{CC} rise can vary significantly from one application to another, V_{CC} rise must be monotonic. The power-up cycle is complete within a delay of the after V_{CC} reaches the V_{ON} value. Internal power-up reset circuits ensure that all flip flops will be reset to a logic 0, after the device has powered-up. Also, the JTAG TAP controller will be put into the Test-Logic-Reset state.

POWER-UP RESET CHARACTERISTICS

Symbol	Parameter	Value
tp _R	Power-Up Reset Time	100 µs Max
VoN	Turn-On Voltage	4.75V Min

The Testability Clock input provides the boundary scan clock for the iFX780. TCK is used to clock state information and data into and out of the iFX780 during boundary scan or programming modes. The maximum operating frequency of the boundary scan test clock is 20 MHz.

支

boundary scan test mode select for the iFX780.

The Testability Control input is the

¥,

boundary scan serial data output from the IFX780. JAAG instructions and data are shifted out of the IFX780 on the TDO output on the falling edge of TCK.

The Testability Data Output is the

2

the rising edge of TCK.

IFX780

ADVANCE INFORMATION

Table 5 lists the user defined pin names and descriptions.

PIN DESCRIPTIONS

Table 4 lists the dedicated pin names and descrip-


Table 4. Dedicated Pins

	and 4. Degree 1 mg
Pin Name	Description
ω/	Supply voltage for the iFX780. All must be connected to 5V.
Vss	Ground connections for the IFX780. All must be connected to GND.
Vpp	Programming voltage for the IFX780. During programming, 12.75V must be supplied to this pin. When not in programming mode, this pin may be connected to V_{CC} or GND.
×Ni	Input only pins. These pins may not be available on all packages.
頁	The Testability Data Input is the boundary scan serial data input to the IFX780. JTAG instructions and data are shifted into the IFX780 on the TDI input pin on

2

Pins that can be configured either as an input or an output.

Supply voltage for the outputs of the CFBs. Connecting these pins to +5V causes the CFB to output 5V signals. Connecting these pins to +3.3V causes the CFB to output 3.3V signals. Table 5. User-Defined Pins Description Global clocks. 8 8 ×0/ C.Kx Name 둗



(wcss/wcs) (wcss/wcs) (wcss)

GLOBAL INTERCONNECT

SS.

CFB 3

CFB 1

(vss)

CFB 5

1050 1051 1052 1055

1055 1056 1057 1058 1058

ADVANCE UNFORWATUON

IFX780

2.24

(vss) cux2

CFB 7

FPGA Tutorial

again until the component level is reached. FPGAs were developed to function as large, highly integrated black boxes to implement diverse logic functions, and the FLEXlogic FPGA family gives a designer the ulti-Electronic design has been a process of defining and implementing "black boxes". System level parameters are defined, and the system black box is broken into subsystem black boxes, which are subdivided again and mate, flexible black box. FLEXIogic FPGAs were designed to meet increasingly stringent design requirements. The first members of the FLEXIogic family can operate at 80 MHz system frequencies with predicable 10 ns pin-to-pin logic delays. FLEXIogic FPGAs are designed with Configurable

Function Blocks (CFB) that can function as 24V10-like logic or SRAM. The CFBs are interconnected with In-erfs high-speed Global Interconnect Matrix that allows PLD-like performance in a high density device. Besides traditional sum-of-products and register logic functions, FLEXlogic CFBs can also perform fast identity compares or be configured as a block of 128 x 10 SRAM. You can start developing with FLEXlogic now using Intel's free PLDshell Plus development tool. This tutorial will show you how to create a simple design using PLDshell Plus. You can also create FLEXlogic designs using the development tools that you now use. FLEXlogic FPGAs are supported on most third-party development tool systems.

2




Figure 1. IFX780 Block Diagram

inter

FPGA TUTORIAL

Designing with FLEXiogic

FLEXlogicTM FPGAs are as easy to design with as the earliest PLDs; simply write the logical equations, develop a truth table, or enter the schematic equivalent.

Up to 16 product terms can be included in a single sum-of-products equation. Most functions require three

Pairs of product terms are steered from one macrocell to its neighbor, allowing macrocells to implement functions with up to 16 product terms. is wasteful and expensive, but macrocells must also be able to implement large, complex functions. FLEX10macrocell enough resources to implement all functions gicTM uses an innovative product-term allocation scheme to maximize resource utilization and design fit. or fewer product terms, but some many more product terms to imp




Figure 2. Product Term Allocation

Identity Compare

Identity compares can be defined in parallel with other logic functions:

out2.CMP = $\{C[0:11]\}$ = = $\{D[0:11]\}$

The comparator uses the same inputs as other CFB logic, and works in parallel, so that compares can be included in logic equations, and still deliver the result in 10 ns.

requiring one pass through a Configurable Function Block take 10 ns. This includes 16 product-term equations and 12-bit identity compares. Function results can be loaded into macrocell registers. Each register can be individually configured as a D or T register. SR and M registers can also be emulated. Register clocking is user programmable in each macrocell, accommodating a variety of timing requirements. Registers can be clocked on the rising or falling edge of an external clock, a delayed external clock, or a function generated clock.

Timing

Determining if FLEXIogic can meet your timing requirements is equally easy; all combinatorial functions




Figure 3. FLEXIogic Macrocell

define a synchronous clock :function generated clock clock on rising edge ;clock on falling edge delayed clock outl.CLKF = clkl out2.CLKF = /clkl out3.CLKF = clkl DELAYCLK out4.CLKF = in8*in3*in4

The result, either registered or combinatorial, of each macrocell is always feedback to the Giobal Interconnect Matrix. The macrocell's I/O pin can be an output, input, or bi-directional, and is always available to the Global Interconnect Matrix.

;dedicated output ;dedicated input ;bi-directional outl.TRST = VCC out2.TRST = GND out3.TRST = inl*in2

inted.

FPGA TUTORIAL

CFB as SRAM

Each CFB can be independently configured as 15 ns SRAM

RAM PIN BUFFRAM[0:9] BUFFRAM[0:6].ADDR = A0, A1, A2, A3, A4, A5, A6
BUFFRAM[0:9].DATA = DIN[0:9]
BUFFRAM.BE = 1n8
BUFFRAM.WE = write_enable

3.3V/5V I/O

The physical limitations of silicon demand that high-performance electrical designs move to 3.3V or lower voltages. FLEXIogic FPGAs are the first programmable logic devices to address designers' needs for 3.3V and 5V logic. Each CFB can be configured as 3.3V or 5V logic by tying its V_{COO} pin to the appropriate supply voltage. Adding 3VOLT or 5VOLT to a macrocell's pin definition allows the compiler to group it with other cells with the same logic level.

3.3V pin PIN 12 OUT1 SVOLT

CFB as SRAM




Figure 4. CFB as SRAM



Precision, Quad, SPDT, CMOS Analog Switch

General Description

The MAX333A is a precision, quad, single-pole double-throw (SPDT) analog switch. The four independent switches operate with bipolar supplies ranging from ±4.5V to ±20V, or with a single-ended supply between +10V and +30V. The MAX333A offers low on resistance (less than 35Ω), guaranteed to match within 2Ω between channels and to remain flat over the full analog signal range ($\Delta3\Omega$ max). It also offers break-before-make switching (10ns typical), with turn-off times less than 145ns and turn-on times less than 175ns. The MAX333A is ideal for portable operation since quiescent current runs less than 1µA with all inputs high or low.


This monolithic, quad switch is fabricated with Maxim's new improved silicon-gate process. Design improvements quarantee extremely low charge injection (10pC), low power consumption (35µW), and electrostatic discharge (ESD) greater than 2000V.

Logic inputs are TTL- and CMOS-compatible and guaranteed over a +0.8V to +2.4V range, regardless of supply voltage. Logic inputs and switched analog signals can range anywhere between the supply voltages without damage. This upgraded part is a replacement for a DG211/DG212 pair when used as a quad SPDT switch, or two DG403 dual SPDT switches.

Applications

Test Equipment Communications Systems PBX, PABX Heads-Up Displays Portable instruments

Pin Configuration



Features


- Upgraded Replacement for a DG211/DG212 Pair or Two DG403s
- Low On Resistance < 22Ω Typical (35Ω Max)
- **Guaranteed Matched On Resistance Between** Channels < 20
- **Guaranteed Flat On Resistance over Full Analog** Signal Range Δ3Ω Max
- Guaranteed Charge Injection < 10pC
- ♦ Guaranteed Off-Channel Leakage < 6nA at +85°C
- ESD Guaranteed > 2000V per Method 3015.7
- Single-Supply Operation (+10V to +30V) Bipolar-Supply Operation (±4.5V to ±20V)
- ♦ TTL-/CMOS-Logic Compatibility
- ♦ Rail-to-Rail Analog Signal Handling Capability

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX333ACPP	0°C to +70°C	20 Plastic DIP
MAX333ACWP	0°C to +70°C	20 Wide SO
MAX333AC/D	0°C to +70°C	Dice*
MAX333AEPP	-40°C to +85°C	20 Plastic DIP
MAX333AEWP	-40°C to +85°C	20 Wide SO
MAX333AMJP	-55°C to +125°C	20 CERDIP

Contact factory for dice specifications.

Typical Operating Circuit



MIXLM

Maxim Integrated Products 1-17

Call toll free 1-800-998-8800 for free samples or literature.

DG444/445

CMOS Analog Switches Monolithic Quad SPST

APPLICATIONS	 Sample and Hold circuits 	 ◆ Data Acquisition 	 Automatic Test 	Equipment	 Audio and Video Switching 	 Communication Systems
BENEFITS	 Wide Dynamic Range 	 Low Signal Errors and 	Distortion	 Simple Interfacing 		
FEATURES	• ± 15 Volt Input Range	 ON Resistance < 80 Ω 	 Fast Switching Action 	ton < 160 ns	torF < 80 ns	• TTL, CMOS Compatible

DESCRIPTION

 ESDS Protection > ±4000 V DG211/DG212 Upgrades

< 160 ns), the DG444/445 is ideally suited for upgrading DG211/DG212 sockets. Charge injection has been minimized on the drain for use in</p> awitches was designed to provide high speed, low error switching of analog signals. Combining low power (<35 microwatts) with high speed (ton The DG444 series of monolithic quad analog sample-and-hold circuits.


To achieve high-voltage ratings and superior switching performance, the DG444 series was built on Siliconix's high-voltage silicon-gate process. An epitaxial layer prevents latchup.

when OFF. ON resistance is very flat over the full ±15 V analog range, rivaling JFET performance when ON, and blocks up to 30 volts peak-to-peak Each switch conducts equally well in both directions without the inherent dynamic range limitation.


Battery Operated Systems


the type of switch action as shown in the functional block diagrams for each. Packaging options include the 16-pin plastic and small outline. The performance grade for this series is the industrial, D suffix (-40 to 85°C) temperature range. The two devices in this series are differentiated by

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION









| > **Preliminary**


Siliconix incorporated

X

Siliconix incorporated

DG444/445

FUNCTIONAL BLOCK DIAGRAM PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

/okages Referenced to V-	Operating Te
/4 V 44 V	
3ND 25 V	Power Dissipa
/L (GND -0.,3 V) to 44 V	16-Pin Plastio
Digital Inputs Vs.Vp1 (V- minus 2 V) to (V+ plus 2 V)	16-Pm SO
or 30 mA, whichever occurs first	Al leads
Current (Any Terminal) continuous 30 mA	Derete 7
Current (S or D) Pulsed 1 ms. 10% duty 100 mA	1 Slonale o
Storage Temperature (D Suffix)65 to 125°C	clamped

clamped by internal diodes. Limit forward diode current to maximum current ratings.

ELECTRICAL CHARACTERISTICS	STICS *						ſ
		Test Conditions		LIMITS	TS.	Γ	T
		V = 15 V	1-26°C 2-86°C 3-40°C		28 S	BUFFIX -40 to 85°C	
PARAMETER	SYMBOL	QND = 0.V VN = 2.4, 0.8 V	TEMP	Pd.	₽ Z	MAX	ENS
ЅѠӀТСН							
Analog Signal Range o	VANALOG				-16	16	>
Drain-Source ON Resistance	r DB(ON)	is = -10 mA, V _D = ±8.5 V V+= 13.5 V, V-= -13.5 V	2. S			8 <u>5</u>	G
Switch OFF Leakage	l s(off)	V+ = 16.5 V, V- = -16.5 V	- ~		-20	0.25 20	
Current	1 в(оят)	V _D = ±15.5 V, V ₈ = ±15.5 V	- 7		-20.25	0.25 20	ź
Charnel ON Leakage Current		V+ = 16.5 V, V- = -16.5 V V8 = V ₀ = ± 16.5 V	- ~		99	39	

Preliminary

DG444/445

Siliconix incorporated

ELECTRICAL CHARACTERISTICS	STICS .						
		Test Conditions		ΓİΝ	LIMITS		
		Uniess Otherwise Specified: V+ = 15 V	1=25°C 2=85°C		ן נ	O D	
		> = - 10 \rangle = 20 \rangle = 20	3=-40 °C		107	2 85°C	
PARAMETER	SYMBOL	GND = 0 V V _{IN} = 2.4, 0.8 V	TEMP	TYP	MIN	MAX	UNIT
TURNI							
Input Current with V _N	٦,	V _N Under Test = 0.8 V All Other = 2.4 V	1,2		-0.5	9.0	:
Input Current with Ver HIGH	H	V _N Under Test = 2.4 V All Other = 0.8 V	1,2		-0.5	0.5	Ę
DYNAMIC							
Turn-ON Time	t S	RL=1k.O. CL=5 pF	-			160	1
Turn-OFF Time	tor	V ₆ = ±10 V	-			. 08	•
Charge Injection ^e	ō	$C_L = 10 \text{ nF}, V_8 = 0 \text{ V}$ $V_{gen} = 0 \text{ V}, R_{gen} = 0 \Omega$			-10	10	Š
SUPPLY							
Positive Supply Current	÷		- 2			5	
Negative Supply Current	1	V+ = 16.5 V. V- = -16.5 V	1		79		:
Logic Supply Current	1,	V _N = 0 or 5 V	- 2			1 5	{
Ground Current	lano		2		7 %		

ELECTRICAL CHARACTERISTICS	STICS			_	(UNIPOLAR SUPPLY)	JPPLY)
		Test Conditions		ŝ	LIMITS	L
		Unless Otherwise Specified: V+ = 12 V V- = 0 V V- = 0 V V- = 6 V	1=25°C 2=85°C 3=-40°C		D SÚFFIX -40 to 85°C	
PARAMETER	SYMBOL	GND = 0 V	TEMP 1	P d	TEMP TYP d MIN MAX B	Ę
SWITCH						
Analog Signal Range	VANALOG				0 12	>
Drain-Source ON Resistance	[DS(ON)	I ₈ = -10 mA, V _D = 3 V, 8 V V+ = 10.8 V, V _L = 5.25 V	2,3		200 200 200	G

Preliminary

5-276

Siliconk incorporated				۵	DG444/445	445
ELECTRICAL CHARACTERISTICS	TICS			UNII	(UNIPOLAR SUPPLY)	JPPLY)
		Test Conditions		LIMITS		
		Uniess Unerwise Specified: V+ = 12 V V- = 0 V	1=26°C 2=86°C		8UFFIX	
PARAMETER	SYMBOL	V. = 5 V GND = 0 V V _E = 2.4, 0.8 V	TEMP	NIN 9	MIN MAX	FNS
DYNAMIC						
Tum-ON Time	ton	RL = 1 k D. CL = 35 pF			6 4	
Turn-OFF Time	tor		-		500	2
Charge Injection ⁶	o	CL = 10 nF, V, = 5.25 V Von = 6.6 V, Rom = 0 A V+ = 13.2 V	-	9	\$	8
SUPPLY						
Positive Supply Current	±	V+= 13.2 V V _N = 0 or 5 V	2,3		- 10	
Negative Supply Current	T	V _N = 0 or 5 V	2,3	79		
Logic Supply Current	J.	V _L = 6.26 V V _N = 0 or 5 V	- S:		- 6	<u> </u>
Ground Current	land	Va = 0 or 5 V	2,3	79		

NOTES:

a. Refer to PROCESS OPTION FLOWCHART for additional information.


b. The algobraic convention wherever the most negative value is a maintain and the most positive a mandmum, is used in this data thest convention wherever to production test:

o. Guaranteed by design, not subject to production test:

d. Typical values are for DESIGN AID ONLY, not quaranteed nor subject to production testing.

SWITCHING TIME TEST CIRCUIT


V_O is the steady state output with the switch ON. Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform. PATON PATON NOTE: Logic hout waveform is inverted for switches that have the opposite logic sense tr < 20 ms SWITCH 0 V LOGIC 3.0 V EWITCH Vs -




Preliminary

DG444/445

CHARGE INJECTION TEST CIRCUIT




BURN-IN CIRCUITS




Note: All Resistors are 10 kD unless otherwise specified

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)




Siliconix incorporated

CROSSTALK TEST CIRCUIT




ANALYZER	HP3571A Tracking Spectrum Analyzer
SIGNAL GENERATOR	HP3330B Automatio Synthesizer
FREQUENCY TESTED	100 Hz to 13 MHz

OFF ISOLATION TEST CIRCUIT



ANALYZER	HP3571A Tracking Spectrum Analyzer	
SIGNAL	HP3330B Automatio Synthesizer	
FREQUENCY TESTED	100 Hz to 13 MHz	

INSERTION LOSS TEST CIRCUIT



SIGNAL GENERATOR HP3330B Automatic Synthesizer FREQUENCY TESTED 100 Hz to 13 MHz


Preliminary

Incorporated

Consequence

| Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | Consequence | C

SOURCE + DRAIN OFF CAPACITANCE



臺

PIN DESCRIPTION

SYMBOL DESCRIPTION
S Analog Channel Input or Output
D Analog Channel Output or Input
IN Logic Control Input

V- Negative Supply Voltage
GND Digital Ground
V_L Logic Supply Voltage

Positive Supply Voltage

5-280

Preliminary Y

Siliconts incorporated incorporated APPLICATIONS




Figure 6. Precision-Weighted Resistor Programmable-Gain Amplifier




Figure 7. Precision Sample-and-Hold

Preliminary





Precision High-Speed

OPA627 OPA637

FEATURES

Difet * OPERATIONAL AMPLIFIERS

D VERY LOW NOISE: 4.5nV//Hz at 10kHz

PRECISION INSTRUMENTATION

APPLICATIONS

● FAST DATA ACQUISITION DAC OUTPUT AMPLIFIER SONAR, ULTRASOUND

● OPTOELECTRONICS

- OPA627—550ns to 0.01% OPA637—450ns to 0.01% ● FAST SETTLING TIME:

 - ▶ LOW V_{os}: 100µV max
- LOW DRIFT: 0.8µV°C max
- OPA627: Unity-Gain Stable ● LOW I_a: 5pA max

● HIGH-PERFORMANCE AUDIO CIRCUITRY

ACTIVE FILTERS

● HIGH-IMPEDANCE SENSOR AMPS

DESCRIPTION

● OPA637: STABLE IN GAIN ≥5


The OPA627 and OPA637 Diffet operational amplifi

circuitry provides high accuracy and low-noise per-formance comparable with the best bipolar-input op ers provide a new level of performance in a precision FET op amp. When compared to the popular OPA111 ess. It operates over a wide range of power supply voltage—±4.5V to ±18V. Laser-trimmed Diffet input op amp, the OPA627/637 has lower noise, lower offser voltage, and much higher speed. It is useful in a broad The OPA627/637 is fabricated on a high-speed, dieectrically-isolated complementary NPN/PNP proc range of precision and high speed analog circuitry.

formance not possible with previous precision FET op increased circuit bandwidth, attaining dynamic perfrequency complementary transistors allow amps. The OPA627 is unity-gain stable. The OPA63 is stable in gains equal to or greater than five.

Difet fabrication achieves extremely low input bias over a wide input common-mode voltage range with performance. Low input bias current is maintained currents without compromising input voltage noise unique cascode circuitry.

The OPA627/637 is available in plastic DIP, SOIC and metal TO-99 packages. Industrial and military temperature range models are available.



bebermatische Ausgeschausbeit von de Beatreg Anderen: PO Baz 11450 v. 7 Tuczen, AZ B774 v. Street Anderens (FZB, Tuczen Bend., v. 7 Ter (AZQ 746-1111 v. 7 ter: 1916-862-1111 v. Caber: BARCCORP v. Toker: GGG-461 v. FAX; (AZQ) 897-1510 v. Berendings Product Beis

PDS-998B

Ör, Gall Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS

ELECTRICAL

 $I_{a} = +25^{\circ}C$, $V_{a} = \pm15V$ unless otherwise noted


		8	OPA627BM/BP/SM	A S	8	OP A&27 AM/AP/AU	W.		_
PARAMETER		8	OPA637BM/BP/SM	38	8	637AM/AP	/AU		
LO I SHANING	CONDITIONS	3	£	MAX	3	Ě	HAX	25	
OFFSET VOLTAGE IN									
AP. BP. All Grades			\$	ş		ž	92	ş	
Average Dritt			8;	8		98	8	3	
AP, BP, AU Grades			*	3,		7	~	Q A	
Power Supply Rejection	V. = 24.5 to ±16V	ş	3 5	N	\$	2		S N	
IMPUT BIAS CURRENT®					3			8	
Input Blas Current	>0 - >		•			,			
Over Specified Temperature	٠ ١		•			•	2	ž	
SM Grade	8			. 5			···	5 1	
Over Common-Mode Voltage	V _{cu} = ±10V		-	}		•		2 2	
Construction of the constr	8-8		90	*		-	\$	12	
Sk Grade	۸۰ - -۰			-			? ≈	ίź	
NOISE				8				2	
Input Voltage Noise									
Noise Density: f = 10Hz				,		;		ţ	
f = 100Hz			: •	3 \$		8 5			
1 1942			52	3 =		2 \$			
Voterne steller Brot C & C Add				•		: 3			
hour Blas Comment Moins			3	=		•		e-C/II	
Notes Deserte 4 - stur									
Current Noise, BW = 0.1 to 1044			2:	25		2.5		ENFE	
PARTITION OF THE PARTIT			8	3		#		ş	
Officential									
Common-Mode			.0.			•		Pe la	
The state of the s			104 17			•		9	
Commontate force Banco									
Over Specified Temperature		11	±11.5		•	•		>	
Common-Mode Rejection	V = +10.6V	902	<u>;</u>		• {	• }		>	
OPEN-LOOP GAIN	8	3			3	2		8	
Open-Loop Voltage Gain	O10 - 0 VOI+ - V	;	į		-				
Over Specified Temperature	V. = ±10V. R. = 1kg	2 2	3 5		3 5	2 :		81	
SM Grade	Vo = ±10V. R - 11co	2	ž		3	2		8 9	
FREQUENCY RESPONSE								3	
Siew Rate: OPA627	G = -1, 10V Stap	4	2			•			
OPA637	G - 4. 10V Supp	2	5		•				
Setting Time: OPA627 0.01%	G1, 10V Step	!	3			•		1	
0.1% 0.00 A637 0.01%	G = -1, 10V Sup		3			•		2	
8 10 10 10 10 10 10 10 10 10 10 10 10 10	20 VOL		3			•		Z	
Gain-Bandwidth Product: OPA627	7		g :			• •		2	
OPA637	9		2 9			•		7	
Total Harmonic Distortion + Noise	G = +1, f = 104z		0.0003			•		¥ ,	
POWER SUPPLY					Ī				
Specified Operating Voltage			±15			•		>	
Current Current		ş	,	#			•	>	
Оптант			À	:		•	•	¥	
Voltage Output	9		•						
Over Specified Temperature		÷	#123 #11.5						
Current Output	V ₀ = ±10V	•	3			•		> 1	
Short Circuit Current		8	-70-65	200				í	
contract intercence; chall-mob	TMM2		S			•		a	
Specification: AP BP AM Bit Att		;							
NS SM		3		å				91	
Storage: AM, BM, SM		3						P	
AP, BP, AU		7		÷	•			9	
AP. BP. AU			8 3					3	
Specifications same as CPA6278 ponds]						5	

warmed-up. (2) High-speed test at T, = 25°C. See Typical Perfor Specifications same as OPA627B grade. VOTES: (1) Offset voltage measured fully

Burr-Brown IC Data Book Supplement, Vol. 33b


For Immediate Assistance, Contact Your Local Salesperson

MECHANICAL




H (602 645 617 648 617 648 617 648 617 648 617 617 617 617 617 617 617 617 617 617	NYES MALMETERS WORSS MILMETERS N MAX
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	ONE PROPERTY OF THE PROPERTY O
Seating Plans	P Package — 8-Pin Please De

NOTE: Lands in true position w 0.01" (0.25mm) R at MMC at seating plane.



Or, Call Customer Service at 1-800-548-6132 (USA Only)

PIN CONFIGURATIONS



* *	

ABSOLUTE MAXIMUM RATINGS


ORDERING INFORMATION


+V ₆ + 2V to -V ₆ - 2V Total V ₆ + 4V	-65°C to +160°C	-40°C to +125°C	-40°C to +128°C	+176°C	2007
					76, 10e)
Suppy Vokage Input Vokage Range Differential Input Range	Operating Temperature M Package	P. U Package	P, U Package	M Package P. U Package	Lead 1emperature (societing, 10s)

MODEL	PACKAGE	RANGE
OPA627AP	Plastic DIP	-25°C to +65°C
OPA627BP	Plastic DIP	-25°C to +85°C
OPA627AU	SOIC	-26°C to +85°C
OPA627AM	TO-99 Metal	25°C to +85°C
OPA627BM	TO-99 Metal	25°C to +85°C
OPA627SM	TO-99 Metal	-65°C to +125°C
OPA637AP	Plantic DIP	-25°C to .18°C
OPA6378P	Plastic DIP	-25°C to +86°C
OPA637AU	SOC	-25°C to +85°C
OPA637AM	TO-99 Metal	
OPA637BM	TO-99 Metal	-25°C to +85°C
OPA637SM	TO-99 Metal	-65°C to +125°C

TYPICAL PERFORMANCE CURVES

T, = +25°C, V, = ±15V unless atherwise noted.







Burr-Brown IC Data Book Supplement, Vol. 33b


For Immediate Assistance, Contact Your Local Salesperson

TYPICAL PERFORMANCE CURVES (CONT)











(Bb) nieb S



OPENLOOP GAIN 15 TEMPERATURE


ā ğ 115 8 8





Or, Call Customer Service at 1-800-548-6132 (USA Only)


TYPICAL PERFORMANCE CURVES (CONT)


 $T_{\rm A} = +25^{\circ}$ C, $V_{\rm B} = \pm 15$ V unless otherwise noted














Burr-Brown IC Data Rook Sunnlement Vol 33h Burr-Brown IC Data Book Supplement, Vol. 33b

For immediate Assistance, Contact Your Local Salesperson


Or, Call Customer Service at 1-800-548-6132 (USA Only)


TYPICAL PERFORMANCE CURVES (CONT)


T_e = +25°C, V_e = ±15V unless otherwise noted

TYPICAL PERFORMANCE CURVES (CONT)

T_a = +25°C, V_a = ±15V unless otherwise noted.











OPA627 TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY





900

5













e endino

















Burr-Brown IC Data Book Supplement, Vol. 33b

Burr-Brown IC Data Book Supplement, Vol. 33b

2

APPLICATIONS INFORMATION

gain of a circuit as if the non-inverting op amp input were being driven. For example, the OPA637 may be used in a non-inverting amplifier with gain greater than five, or an gain greater than five. Noise gain refers to the closed-loop The OPA627 is unity-gain stable. The OPA637 may be used to achieve higher speed and bandwidth in circuits with noise inverting amplifier of gain greater than four.

When choosing between the OPA627 or OPA637, it is for the input capacitance at the op amp's inverting input. In important to consider the high frequency noise gain of your circuit configuration. Circuits with a feedback capacitor (Figure 1) place the op amp in unity noise-gain at high frequency. These applications must use the OPA627 for proper stability. An exception is the circuit in Figure 2, where a small feedback capacitance is used to compensate case, the closed-loop noise gain remains constant with frequency, so if the closed-loop gain is equal to five or greater, the OPA637 may be used.




FIGURE 1. Circuits with Noise Gain Less than Five Require the OPA627 for Proper Stability.




FIGURE 2. Circuits with Noise Gain Equal to or Greater than Five May Use the OPA637.

OFFSET VOLTAGE ADJUSTMENT

for Immediale Assistance, Contact Your Local Salesperson

ment. Figure 3 shows the optional connection of an external not be used to compensate for offsets created elsewhere in a system (such as in later amplification stages or in an A/D converter) because this could introduce excessive tempera-The OPA627/637 is laser-trimmed for low offset voltage and drift, so many circuits will not require external adjustpotentionater to adjust offset voltage. This adjustment should ture drift.




FIGURE 3. Optional Offset Voltage Trim Circuit.

NOISE PERFORMANCE

current noise. This provides optimum noise performance over a wide range of sources, including reactive source showing the noise of a source resistor combined with the noise of an OPA627. Above a 2kΩ source resistance, the op dominates over the resistor noise, but compares impedances. This can be seen in the performance curve contributes little additional noise. Below 1kΩ, op amp Some bipolar op amps may provide lower voltage noise performance, but both voltage noise and bias current noise contribute to the total noise of a system. The OPA627/637 is unique in providing very low voltage noise and very low favorably with precision bipolar op amps.

CIRCUIT LAYOUT

layout will ensure best performance. Make short, direct interconnections and avoid stray wining capacitance-As with any high speed, wide bandwidth circuit, especially at the input pins and feedback circuitry.

The case connection (pin 8 of TO-99 metal package only) most likely choice, pin 8 could also be connected to either power supply. (The case is not internally connected to the For lowest possible input bias current, the case may be should be connected to an AC ground for lowest possible pickup of external fields. While DC ground would be the negative power supply as it is with most common op amps.) driven as a guard—see Input Bias Current section. Pin 8 of the plastic DIP and SOIC versions has no internal connecPower supply connections should be bypassed with good high frequency capacitors positioned close to the op amp pins. In most cases 0.1 pf ceramic capacitors are adequate. The OPA627/637 is canable of high output current (in OPA627/637 is capable of high output current (in Burr-Brown IC Data Book Supplement, Vol. 33b

age only) may also be driven at guard potential to minimize any leakage which might occur from the input pins to the case. The case is not internally connected to -Vs. Or, Call Customer Service at 1-800-548-6132 (USA Only) excess of 45mA). Applications with low impedance loads or capacitive loads with fast transient signals demand large currents from the power supplies. Larger bypass capacitors such as 1 µF solid tantalum capacitors may improve dynamic

This is ideal for accurate high input-impedance buffer appli-Input bias current may also be degraded by improper handling or cleaning. Contamination from handling parts and current with changes in input voltage. Input stage cascode circuitry makes the input bias current of the OPA627/637 circuit boards may be removed with cleaning solvents and deionized water. Each rinsing operation should be followed Many FET-input op amps exhibit large changes in input bias virtually constant with wide common-mode voltage changes. by a 30-minute bake at 85°C.

Difet fabrication of the OPA627/637 provides very low

INPUT BIAS CURRENT

performance in these applications.

nput bias current. Since the gate current of a FET doubles approximately every 10°C, to achieve lowest input bias current, the die temperature should be kept as low as pos-

PHASE-REVERSAL PROTECTION

simple press-on heat sink such as the Burr-Brown model 807HS (TO-99 metal package) can reduce chip temperature

frequency voltage noise caused by air currents and thermo-

electric effects. See the data sheet on the 807HS for details

minimized by soldering the device to the circuit board,

Wide copper traces will also help dissipate heat.

sible. The high speed and therefore higher quiescent current of the OPA627/637 can lead to higher chip temperature. A

Many FET-input op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This is most often encountered in non-inverting circuits when the input is driven below -12V, causing the output to reverse into the positive rail. The input circuitry of the OPA627/637 mode voltage, so the output limits into the appropriate rail. The OPA627/637 has internal phase-reversal protection does not induce phase reversal with excessive common by approximately 15°C, lowering the I_s to one-third its warmed-up value. The 807HS heat sink can also reduce low-Temperature rise in the plastic DIP and SOIC packages can The OPA627/637 may also be operated at reduced power

OUTPUT OVERLOAD

ture rise. Using $\pm 5V$ power supplies reduces power dissipation to one-third of that at $\pm 15V$. This reduces the $I_{\rm B}$ of TO-

supply voltage to minimize power dissipation and tempera-

99 metal package devices to approximately one-fourth the

value at ±15V

proximately 2.5V from the positive and negative power takes approximately 500ns. When the output is driven into the positive limit, recovery takes approximately 6µs. Output recovery of the OPA627 can be improved using the output clamp circuit shown in Figure 5. Diodes at the inverting When the inputs to the OPA627/637 are overdriven, the output voltage of the OPA627/637 smoothly limits at apsupplies. If driven to the negative swing limit, recovery input prevent degradation of input bias current.

cuitry with a low impedance circuit connection at the same potential, leakage current will flow harmlessly to the low-impedance node. The case connection (TO-99 metal pack-

effects. By surrounding critical high impedance input cir-

easily exceed the input bias current of the OPA627/637. A circuit board "guard" pattern (Figure 4) reduces leakage

Leakage currents between printed circuit board traces




FIGURE 4. Connection of Input Guard for Lowest Is.

Burr-Brown IC Data Book Supplement, Vol. 33b

2

FIGURE 5. Clamp Circuit for Improved Overload Recovery

CAPACITIVE LOADS

As with any high-speed op arm, best dynamic performance can be achieved by minimizing the capacitive load. Since a load capacitance presents a decreasing impedance at higher frequency, a load capacitance which is easily driven by a slow op amp can cause a high-speed op arm to perform poorly. See the typical curves showing settling times as a function of capacitive load. The lower bandwidth of the ODAGT makes it the better choice for driving large capacitive loads. Figure 6 shows a circuit for driving large capacitive load capacitance. This circuit's two-pole response can also be useful in reducing the noise of systems which do not require the full bandwidth of the ODAGT.

NPUT PROTECTION

The inputs of the OPA627/637 are protected for voltages between $+V_s + 2V$ and $-V_s - 2V$. If the input voltage can exceed these limits, the amplifier should be protected. The diode clamps shown in Figure 7a will prevent the input voltage from exceeding one forward diode voltage drop beyond the power supplies—well within the safe limits. If




FIGURE 6. Driving Large Capacitive Loads.

the input source can deliver current in excess of the maximum forward current of the protection diodes, use a series resistor, R₃, to limit the current. Be aware that adding resistance to the input will increase noise. The 4nV/HZ theoretical thermal noise of a 1kD resistor will add to the 4.5nV/HZ noise of the OPA627/837 (by the square-root of the sum of the squares), producing a total noise of 6nV/HZ. Resistors below 10002 add negligible noise.

Leakage current in the protection diodes can increase the total input bias current of the circuit. The specified maximum leakage current for commonly used diodes such as the IM4446 is approximately 25nA—more than a thousand times larger than the input bias current of the OPA627/637.
Leakage current of these diodes is typically much lower and may be adequate in many applications. Light failing on the junction of the protection diodes can dramatically increase leakage current, so common glass-packaged diodes should be shielded from ambient light. Very low leakage can be achieved by using a diode-connected FET as shown. The 2N44117A is specified at 1pA and its metal case shields the junction from light.

Sometimes input protection is required on I/V converters of inverting amplifiers of Figuer Db. Although in normal operation, the voltage at the summing junction will be near zero (equal to the offset voltage of the amplifier), large input transients may cause this node to exceed 2V beyond the power supplies. In this case, the summing junction should be protected with diode clamps connected to ground. Even with the the low voltage present at the summing junction, common signal diodes may have excessive leakage current. Since the reverse voltage on the test diodes connected signal transistor can be used as an inexpensive low leakage diode (Figure 7b).




FIGURE 7. Input Protection Circuits.

Or, Call Customer Service at 1-800-548-6132 (USA Only)





FIGURE 8. OPA627 Dynamic Performance, G = +1.

OPERATIONAL AMPLIFIERS



HGURE 9. OPA627 Dynamic Performance, G = -1.

2.85

8

For Immediate Assistance, Contact Your Local Salesperson




FIGURE 10. OPA637 Dynamic Response, G = 5.




FIGURE 11. Settling Time and Slew Rate Test Circuit.

Or, Call Customer Service at 1-800-548-6132 (USA Only)




FIGURE 12. High Speed Instrumentation Amplifier, Gain = 100.




FIGURE 13. High Speed Instrumentation Amplifier, Gain = 1000.




FIGURE 14. Composite Amplifier for Wide Bandwidth.

Burr-Brown IC Data Book Supplement, Vol. 33b

Burr-Brown IC Data Book Supplement, Vol. 33b







Or, Call Esstomer Service at 1-888-548-6132 (USA Only)

PCM1750P PCM1750U

Dual CMOS 18-Bit Monolithic Audio ANALOG-TO-DIGITAL CONVERTER

● DUAL18-BIT LOW-POWER CMOS AUDIO AD CONVERTER

The PCM1750 is a low cost, dual 18-bit CMCK


DESCRIPTION

VERY LOW MAX THD+N: -88dB Without

External Adjust

riding greater freedom to designers in Noise (-88dB max) is 100% tested. The very far PCM1750 is capable of 4X audio bandwids or each channel. The PCM1750 also comes cor sation is less than 300mW max using £5V volt

patible with many digital filter chips and comes packaged in a space saving 28-pin plastic DIP or SOIC. PCM1750 outputs scrial data in a format that is com



YMORES

nammakona Appart bakarba Part - Babilla Address:PO Box 11480 - Tucsen, AZ 8724 - Sheat Address:C736 | Telegogy 746-1111 - Tucs: S10-662-1111 - Cabal: BBRICORP - Tolas: 866-481 - FAX: S60; 986-1519 - 1

IC Data Book Supplement, Vol. 33c

BASCK

BLCK ATAGR

0018

A GNEW CHEC

FEATURES

FAST 4.5µs MIN CONVERSION TIME INCLUDING S/H

COMPLETE WITH INTERNAL REFERENCE AND DUAL S/H FUNCTION

TWO CO-PHASE SAMPLED, ±2.75V AUDIO INPUTS

CAPABLE OF 4X PER CHANNEL OVERSAMPLING RATE

IOUT BCKI

ILX

СКС

COMPACT 28-PIN PLASTIC DIP OR SOIC DISSIPATES 300mW MAX

FIGURE 7. Stereo Audio Application.

w 🍣

6.2

1,1 MECHANICAL

P Pactage — 28-Pin Pleasto DIP

For immediale Assistance, Confact Your Local Salesperson

SPECIFICATIONS

			PC141780P/C		
PARAMETER	CONDITIONS	Ī	TYP	MAX	E 5
RESOLUTION		=			ı
DYNAMIC RANGE	THD + N at -80dB Referred to Full Scale	Ŧ	8		8
ANALOG BPUT					
broad Banna			£2.78		>
front Canadianos			ล		*
Aperture Deiny	•		2 5		ž ,
Aperture Uncertainty (Attent)			2 <u>8</u>		#
			ŀ		
DEGITAL BETOINGUING			MOS Company	. 4	
Logic Family		•		1 A 408	>
Legic Levelt V.	- T	3			• >
· > ·	¥	7	;	?	• •
×	Loung - 1.0mA		₹.		
	132m		+05	40	>
Output Data Formet	İ	3	A MSB Tag.	Ē.	
Coowert Command			Positive Edge		-
Convert Command Pulse Width			=		2
Conversion Time	Throughout Including Sample Hold*	3	2	207	2

Conversion Time	Literature districts produced in	3				
DYNAMIC CHARACTERISTICS (2012 to 2464z; 4X data decimated to 1X)	z; 4X data decimated to 1X)					
Scoret to Moles Resign	ts = 192941±1°; (_, = 114tz (0dB)	4	9		ě	
Total Harmonic Distortion + Nº	Without Externel Adjustments		-		,	
L 114tz (DdB)	ts = 1920/tz		7 1	,	3 9	
C = 114tz (-20d8)	ts = 1920/tz		ę	1 2	8 9	
(114tz (-60dB)	ts = 1920d-tz	-	3	,	3 9	
Channel Separation	ts = 1920/b; (_, = 114/z (0.0B) and 0V	8	8		8	
ACCURACY			\$	4	*	
Gain Error	;		1 5	1 9	. ,	
Gain Mammich	Channel to Channel		2	1	: }	
BPZ (Blooker Zeno) Error	Channel to Channel		1 3		è	
Or Cold Manager			±0.002		A OF FSR	
Unearly Emor			£0.003		% of FSR	
Warm-up Time			-			
DART (With Internsi Reference)					4	
Clair	000 8 200		3		Carried Science	
Bipolar Zaro	OCC to 70°C		212		D Alexander	
DRET (Exclusive of Internal Reference)			;		9	
Gath	OC 8 70C		9 5		Man of FSB/PC	
Bipotar Zero	Orc to 70°C		3		2	
METERENCE						
Vary Output (Pins 18, 24):			+2.78		>	
Voltage			#100		1	
Impedense			3		a i	
Accuracy			9 9			
#60	20/824		1			
V _{est} , Front (PTS 14, PZs): Intractionse ⁽¹⁾			363 J 120		<u>18</u>	
POWER SUPPLY REJECTION	% of Val / % of Verry re		970		*/*	
POWER BUFFLY REQUIREMENTS				•	;	_
±V. Supply Voltage Range		2 X	88	4 4 1	• >	
+V. Suppy Vollage Range	V0. V. V.		Ą		í	
+ "+ Comprised Supply Current	70		Ŷ		ž	
Power Dissipation	4V, = 45.0V; +V,= +6.0V		210	ş	A	,
TEMPERATURE RANGE						_
Coordinator		•		ę	g :	
Operation		91		¥ §	9 9	_
Storage		7		31.	,	_

- Pin 1 U U U U U U U

AUDIO COMMUNICATIONS, DSP D/A CONV.

NOTE: Leads in true position within 0.01* (0.265mm) it at MAIC at seeing plens. Pin numbers shown for selevations only. Maribers may not be merised on package.

BRRRRRRRRRR

U Paciage — 28-Pin Plastic SOIC

IC Data Book Supplement, Vol. 33c NOTES: (1) Bleary Two's Complement guaranteed or teasof at this convention of the convention to the teason as the convention to the convention of the conven



IC Data Book Supplement, Vol. 33c

62.199

ABSOLUTE MAXIMUM RATINGS

Analog trput Voltage (V.,) ..

PIN ASSIGNMENTS

DESCRIPTION -EV Analog Supply Voltage -EV Analog Supply Voltage -EV Analog Supply Voltage	
O S	.::::
ĺ	
Notes Common Connection . Viralog Common Connection	
Natal Common Connection Convert Command Input	
Serial Output (Right Channel) 15V Analog Supply Voltage	
Adja	
ASB Adjust (Flight Channel) Anaiog Voltage Input (Flight Channet, ±2.75V)	_
Reference Voltage Input (Right Chemist) Reference Voltage Output (Right Chemist)	
Analog Common Connection Reference Voltoos Decounis	
O unit	
Reference Voltage Output (Left Cherrie)	
Votage Input (Left C	
* *	
į	_

1	
	Analog trput Voltage (V _a .)
	+V.; +V, to ACOMPOSI
	0
	11) to DCCM -0.3V to +V.
	(80)
	March Allen Harden Hard
	NOTE: Stresses above those tests under Absolute Machinum Ratings may cause permanent demage to the device. Exposure to absolute maximum
	conditions for extended partods may effect device reliability.
	ORDERING INFORMATION

		· · .
	PACKAGE	Pleatic DIP Pleatic SOIC
	MODEL	PCM1750P PCM1750U

one apply to both left and right input output chann

TYPICAL PERFORMANCE CURVES AI 25°C, and $\pm V_A = \pm 5.0V$; $\pm V_B = \pm 5V$, unless otherwise noted. Where relevant, specifically Va = 0dB

ŧ ŧ


8


ŧ ¥


7

Or, Call Customer Service at 1-808-548-6132 (USA Only) TYPICAL PERFORMANCE CURVES (CONT)

A 25°C, and £V, = ±5.0V; +V₆= +5.0V, unless otherwise noted. Where relevant, specifications apply to both last and again inpus-







IC Data Book Supplement, Vol. 33c


10004


IC Data Book Supplement, Vol. 33c


For immediale Assistance, Contact Your Local Salesperson

TYPICAL PERFORMANCE CURVES (CONT)

dons apply to both left and right Input-output At 25°C, and $\pm V_{\mu}$; $\pm V_{b}$ = $\pm 5V_{c}$ unless otherwise








FFT 3.76ts (SGMs: 8M; 2048 PORTS)


8

ĸ 8 <u>1</u> 35

8

8 Frequency (kHz) FFT \$2542 (9844z BW; 2048 PONTS)





ş ÷

. Takk

Ę

ņ

THEORY OF OPERATION


Or, Call Customer Service at 1-800-548-6132 (USA Only)

OVERVIEW

architecture which provides separate, simultaneous S/H (samplefixed) functions for each input channel. The separate S/H for each channel results in a desired feature called CMOS analog-to-digital converter with serial data outputs designed especially for digital audio and similar applicatrimmable nichrome resistors, and two layers of interconnect The PCM1750 is a dual 18-bit successive approximation tions. The single-chip converter is fabricated on a 3 µ P-well CMOS process which includes poly-poly capacitors, basermetal. The dual converter employs a switched capacitor

co-phase sampling which means that both S/H circuits are rwitched at the same time into the HOLD mode to capture ADCs which do not sample the two input channels at the same time. Switched binary-weighted poly-poly capacitors are used in CDAC (capacitive digital-to-analog converter) configurations to form the successive approximation converter sections

PCM1750P/U



AUDIO COMMUNICATIONS, DSP D/A CONY.

FIGURE 1. PCM1750 Simplified Circuit Diagram.

IC Data Book Supplement, Vol. 33c

6.2.202

for immediate Assistance, Contact Your Local Salesperson

pensate for ratio matching errors of the binary-weighted capacitors in the CDAC. The comparators contain autoexcood preamplifier stages abend of the latching amplifier stage to of the PCM1750. Two other switched-capacitor TDACs (trim-DACs, which employ isser-trimmed nichrome resislors) are also used to provide small correction voltages to the produce a one bit, serial data stream that controls the successive approximation algorithm for each channel of the atching comparators. These small correction voltages com-PCM1750. To simplify user application, the PCM1750 includes an internal band-gap reference with fast settling buffer amplifiers to drive the CDACs. The dual converters operate synchrouse a 9 to 11 pole LPF (low pass filter) whereas a 4X system can use a 6th (or smaller) order filter when an appropriate nously (to minimize digital noise conversion errors) using an dard 48kHz audio sampling rate). By operating at a 2X or 4X over sampling rate the roll-off requirement for the input antidigital filter such as the DF1750 is used in conjunction with external system clock (normally at 1X, 2X or 4X the stanaliasing filters is relaxed. For example, 1X systems typically sampling system. Oversampling also has the added cenefit of improved signal to noise ratio and total harmonic distortion. Two serial outputs, one for each input channel

external digital decimation filter when over sampling op-eration is desired. The use of the optional companion digital filter, the DF1750, is described later in the installation and provide binary-two's-complement coded output to an optional uplication sections of this product data sheet. A separate product data sheet is also available for the Burr-Brown DF1750 giving all the specifications and performance diagrams associated with this digital filter.

SAMPLE (TRACKING) MODE

After each conversion, the dual ADC returns to the SAMPLE mode in order to track the input signals. The switches shown in the simplified circuit diagram of Figure 1 will then be in the following states: S1 connects V_N to C1; S2 to S18 connect C2 to C18 to V_{SS}; H1 and H2 connect the top plates of the expection arrays to analog common; and the latching comparator is switched into its auto-zero mode by closing and stores the input signal $V_{\rm ps}$ and it is the MSB of the CDAC. Storing $V_{\rm klay}$ on C2 to C18 creates a bipolar offsee, AZI to AZ4. Notice that C1 serves two purposes: it samples enabling V_{IN} to cover a span from -V_{REF} to +V_{REF}.

comparator are removed by an autozeroing cycle which The 1/f noise as well as the DC input offset voltage of the

occurs during the SAMPLE period (see the timing diagram shown in Figure 2). These errors are stored on the AC coupling capacitors (CAZI to CAZA, shown in Figure 1) inputs to gain stages A1 and A2 and the latch are grounded by switches H1, H2, and A21 to A2A. Capacitons CAZ1 and CAZ2 track the amplified offset voltage of gain stage A1 and capacitors CAZ3 and CAZ4 do the same for A2. At he between the gain stages. During the SAMPLE period the beginning of a conversion cycle, the autozeroing switches offset voltage and the low-frequency flicker noise is stored open and the instantaneous amplified value of both the DC on the coupling capacitors to produce zero comparator offset during a conversion cycle.

SUCCESSIVE APPROXIMATION CONVERSION PROCESS

approximation routine of the PCM1750. Control signals CONVERT and CLK are derived from a master system PCM1750 is shown operating at 4 times the standard 48kHz clock which comes from a 256f_s (256 X the base sampling frequency of 48kHz) clock used by the optional digital filter There are 64 clocks shown in the timing diagram because the The timing diagram in Figure 2 illustrates the sample rate (192kHz). Several events occur on the rising edge of the CONVERT command. Switches AZ1 to AZ4, H1 and H2 open and switch S1 reconnects the MSB capacitor, C1, from $V_{\rm B}$ to


parator auto-zero cycle and simultaneously switches (co-phase sampling) both converters from tracking their respec-tive input signals into the HOLD mode, thus capturing the instantaneous value of V_{ps} (with a small delay specified as At the start of a conversion cycle when S1 is switched to analog common (see Figure 1). This terminates the the apenture time).

Or, Call Customer Service at 1-800-548-6132 (USA Only,

analog common, the sampled input signal $V_{\rm M}$ will appear at the comparator input as $-V_{\rm M}/2$ due to the 2-to-1 capacitive of the bits of the dual ADCs beginning with bit-1 (MSB) and proceeding one bit at a time to bit-18 (LSB), keaving ON those bits that don't cause the cumulative value of the divider action of Cl = C2 + C3 + ... C18. In a somewhat similar manner, V_{MS} is transferred to the comparator input as $-V_{MS}/2$ to create a bipolar offset. The 19-bit shift register, shown in Figure 4, controls testing

CDAC to exceed the original input value and leaving OFF those bits that do. Since the bits of both channels are seased together, only one shift register is required to control both For example, the testing of bit-2 proceeds in the following ranks of 18 data latches.

element SR2, (see Figure 2 and 4) is applied to the bit-2 data manner. The positive pulse from the second shift register latch and NOR gate. The NOR gate in turn drives S2 and switches bit-2 at the beginning of the bit-2 test interval. Note that the bit interval must be long enough to allow both the comparator input to settle and the comparator to respond. On



....

.

FIGURE 2. PCM1750 Input/Output Timing Diagram. 62204

IC Data Book Supplement, Vol. 33c



Interest of the Supplement, Vol. 33c




FIGURE 3. PCM1750 Setup and Hold Timing Diagram.

the comparator latch is smobed, providing a feedback logic level which tells the second data latch if bit-2 should be kept or rejected. This logic level is stored in the data latch and is bit-3 through bit-18 and nulls the comparator inputs to within a value limited by the total system noise and the of the pulse from SR2. This decision to keep or reject bit-2 namely, zero potential. This sequential process continues for passed on to switch S2 via the NOR gate on the falling edge moves the comparator input closer to a null condition, the next rising edge of CLKIN, at the end of the test interval, resolution/speed of the comparator.

data streams are derived synchronously from the respective latched comparator outputs and are available after a delay of one CLKIN cycle as illustrated in Figure 2. The serial output noise from corrupting either the sample-to-hold operation or the critical comparator bit decisions. The two serial output sive approximation algorithm operates synchronously with an external clock to minimize digitally-coupled switching Notice from the timing diagram in Figure 2 that the succes driver cells are TTL and CMOS compatible.

DIFFERENTIAL LINEARITY CALIBRATION

capacitors. Poly capacitors are known to have equal or better stability and matching properties when compared to other precision components such as thin film resistors. On a well sary to discuss some of the characteristics of poly-poly To understand the calibration of the PCM1750 it is neces-

controlled process, ratio matching is typically 0.1%—a very respectable number for an untrimmed component. Even more impressive is their ratio tracking versus temperature of approximately 0.1ppm/°C.

bration of the upper bits is required as described in the next section. Next, consider the effect of temperature due to the ratio tracking of 0.10pm/PC. Over a 50°C span, D-IE will change less than 11.5B at 18-bits; therefore, recalibration at excellent stability versus temperature (and versus time, also), the one-time factory calibration to correct initial DLE is more than satisfactory in meeting the accuracy requirements Achieving DLE (differential linearity error) of less than 1/2 LSB at the 16-bit level requires ratio matching of the more significant bits to about 0.001%. Since the untrimmed ratio matching of poly capacitors is about two orders of magni-tude larger than this requirement, a one-time factory calltemperature extremes is not necessary. Because of this of the PCM1750.

IDAC OPERATION

Switch S1T (see Figure 1) operates between two voltage kevels—a reference level set by voltage divider Ra, Rb and a laser trimmable level set by R1a, R1b. The differences of these two levels is coupled by capacitor C1T to the minus input of the comparator to generate a correction voltage for Operation of the TDAC (trim DAC), which is laser trimmed at the wafer level, is described using bit-1 as an example.

cally ±1/2 LSB at the 16-bit level, which is sufficient to provide 90dB SNR and -30dB low level distortion (-60dB input). For applications requiring less DLE at the major to 000...000; in binary two's complement coding) is typicarry, a pin is provided for each channel to make an externa

DISCUSSION

RESOLUTION AND DYNAMIC RANGE

maximum possible number of output codes or counts at 18-bits is 262,144 or 108dB (calculated by raising 2 to the 18th to-noise ratio than how many bits of resolution it has. These more pertinent specifications are described later in this power). The relative accuracy of any A/D converter, however, is more a function of it's absolute linearity and signal-

converters, is the measure of THD + N at an effective input signal level of -60dB referred to 0dB. For the PCM1750 this value is typically 90dB and a minimum of 88dB (for audio bandwidth = 20Hz to 24kHz, THD + N at -60db = -30 db typ. -28dB max; f_N = 1kHz and f_s = 192kHz). Resolution is use commonly used as a theoretical measure of dynamic Dynamic range, as it is usually defined for digital audio

To Bit 18 Switches Left


To Bit 2 Buildrines Laft

To MSB Selections Left

Sarlei Desa From Latching Comperator

ge/code relationships for the PCM1750. Figure 5 shows these same relationships in a graphical format. It should be noted that the computed voltage input levels represent center values (the midpoint between code transitions). Output cod-The analog input range for the PCM1750 is a bipolar ±2.75V nominal). Table I gives the precise input/output and volt-

_	DIGITAL OUTPUT	ANALOG WPUT	AOLTAGE BAPUT
	282144 LSBs	Full Scale Rance	S. SOOOOOOV
_	- 158	Minimum Step Size	V. 20.9003496V
	IFF.	+Full Scale	+2.74997902V
	20000	Blooks Zero	A00000000
	STITE OF	Bipolar Zero11.58	-0.00002096V
	20000	-Full Scale	-2.7500000V



MOTE: As the power supply voltages change innesty due to the +V expby, the transfer function rotates around BPZ. See the power supply rejection specification in the specification. Gain drift (mostly due to reference drift) rotates the transfer func-around the bipolar zero code (00000, $_{
m min}$).

FIGURE 5. Analog Input to Digital Output Diagram.

From Figure 5, the effects of offset and gain errors can be visualized. These errors can change value in response to changes in temperature and/or supply voltage. In addition, gain error (or the full scale range, FSR) changes in direct proportion to the VREF_{B4} voltage value.

SAMPLE AND HOLD PARAMETERS

SAMPLE to HOLD mode. This time is typically 10ns for the PCM1750 and it is constant. Aperture uncertainty (jitter) is input frequency $(\xi_{M,k})$ for a given error coordibution due to apenture uncertainty is: $\xi_{M,k} = (2 \times \pi \times 1, \dots \times 2^{M})^{-1}$ where $t_{M,k}$ is the RMS apenture uncertainty and 2^M is the desired SNR (signal-to-noise ratio) expressed in total number of quantization levels. A 15-bit SNR, therefore, would be expressed as 2^{14} or 32768. Using the typical PCM1750 aperture jiner of S0ps S0ps and an SNR at the 15-bit level, $f_{\rm sLLX}=(2\times\times\times50ps$ $\times32768)^{-1}$ or 97.1kHz. This matches very closely with the the amount of uncertainty associated with the aperture delay. Aperture uncertainty affects the overall accuracy of the converter and is greatest at the maximum input frequency of the converter. The formula for determining the maximum sperture delay is the time required to switch from the rated dynamic accuracy of the PCM1750 where THD + N = -88dB max. This means the typical aperture jitter of PCM1750 only becomes a factor when input signals to it exceed 97kHz and/or an SNR greater than 15-bits is desired. Aperture Delay and Uncertainty

Input Bandwidth

frequency above which significant distortion is observed (THD+N > 10-bits or -60dB for a full scale input signal). In The full power bandwidth of the PCM1750 is that input the data sheet, this number is specified as typically being 500kHz. In wideband operation (when no digital filter is used) the additional full power bandwidth of the PCM1750

Or, Call Customer Service at 1-800-548-6132 (USA Onty)

pic-1. The switches of the CDAC and the switches of the IDAC operate concurrently with each other, that is, when a lecition is made to keep or reject bit-1, the same decision is made for the correction voltage for bit-1. Even though the ratio stability of the nichrome resistors used in the TDAC may not be as good as the poly capacitors, it is inconsequen-tial because the correction voltage of each bit has a limited range of adjustment.

The DLE at the major carry (a code change from 111...111 MSB adjustment.

OF SPECIFICATIONS

The theoretical resolution of the PCM1750 is 18-bits. The

range, but it does not take into account the effects of ortion and noise at low signal levels.

ANALOG INPUT RANGE

ng is in binary two's complement.

S S

g ...

gʻr

Desa Let Charmal

DIGITAL CUTPUT	ANALOG WPUT	VOLTAGE IMPUT
262144 LSBs	Full Scale Range	5.5000000V
1.58	Minimum Step Size	V196063496µV
IFFF.	+Full Scale	+2.74907902V
20000	Bipolar Zero	A000000000
1 L	Bipoter Zero11.58	-0.0000209eV
20000	-Full Scale	-2.7500000V

TABLE I. Analog Input to Digital Output Relationships.

To Bit 18 Switches Right

To BK 2 Participas Right

To MSB Betiches Right

Serial Data rom Latching

100

IC Data Book Supplement, Vol. 33c

FIGURE 4. PCM1750 Successive Approximation Logic Diagram

IC Data Book Supplement, Vol. 33c

5.2.207

PCM1750P/U

for immediate Assistance, Contact Your Local Salesperson

can be used to purposely alias a band-limited signal down into the baseband of the converter. This technique is called undersampling and can be used to directly down-convert an intermediate frequency riding on a much higher carrier

DIGITAL IVO AND TIMING

Input/Output Logic Compatibility

Digital logic on the PCM1750 is CMOS compatible. Digital outputs on the PCM1750 are capable of driving a minimum of two standard TTL input loads.

gives the precise input/output voltage/code relationships for the PCM 1750. Figure 5 shows these same relationships in a Digital output coding is in binary two's complement. Table | graphical format.

Convert Command and External Clock Input

reduce problems associated with digital logic feedthrough noise. The return of convert command to a logic low level in distortion during the sampling and conversion process. Using the optional DF1750 digital filter provides adequately slow necessary, an external RC, on the convert command line fast logic edges (Sns) on convert command (P11) and the analog stages in the converter and will result in added transitions to maintain full specification performance. If the 19th clock), a typical convert command pulse width of 81ns (as called out in Figure 3) is specified for a 192kHz sample rate (f_s). The reason for a pulse width spec is to the specified time interferes least with the successive approximation process. Also, it should be noted that putting external clock input (P4) may cause logic feedthrough to the A conversion is initiated on its positive going edge of the convert command. Although the convert command can return low at any time (prior to 50ns before the rising edge of may be used to slow fast logic edges.

As with the convert command, the external clock input is relating to valid data clocking should be synchronized to the other than to improve digital feedthrough noise immunity. A Regardless of what clock duty cycle is used, all operations positive edge triggered and is not duty-cycle dependent 50% duty cycle clock can be used instead of 33% if desired Refer to Figure 3 for recommended timing relationships rising edge of the clock input.

based on clock periods that increase as time between convert sessed at 192kHz. The minimum sample rate assumption is rates. This means that the time interval T2 shown in Figure 3 1921:Hz, and a maximum of 2221:Hz. All specifications are inds increases. Any sample rate down to mear DC can be utilized by observing maximum clock cycle requirements and spacing convert commands to achieve lower sample Although there is a maximum conversion time called out in the specification table, the PCM1750 can have a considerably longer conversion cycle. Droop of the internal capaciare beard on minimum sample rate of 48 kHz, a typical of tors will alimetely determine what the true maximum conversion time can be. The misthyphmax times shown in Figure 3 does not have a maximum value.

clock until the next positive edge of the convert command, regardees of how many additional clocks are offered. The ideal operation of the converter stops the clock input after the 19th during this critical signal acquisition time. This is edge of convert command proceed the next rising clock edge. If this time is shortened, the most important bit-1 is used, all clocks beyond the 19th are gated off by the PCM1750's internal logic until the next positive going edge of the convert command. The converter also goes into the the timing shown in Figure 3. The critical timing aspect that must be observed if a clock input other than the recomwords, the clock input cannot have a rising edge during the mended is used, is that ample time following the positive (MSB) decision, which is finalized on the first clock edge after convert command, will be adversely affected. In other Any number of clocks can be given to the PCM1750 beyond the 19 required for normal operation. If a continuous clock sample (track) mode starting on the positive edge of the 19th time interval T3 shown in Figure 3.

SIGNAL-TO-NOISE RATIO

noise power in the non-harmonic audio-bandwidth frequency bins (20Hz to 24kHz) is summed and expressed in relation ratio (SNR). For this measurement, a full-scale 1kHz signal 192kHz. An FFT is performed on the digital output and the Another specification for A/D converters is signal-to-nois is applied and the sampling rate of the PCM1750 is set to the full-scale input signal.

creases the SNR of the PCM1750 by 6dB when it is used as an audio bandwidth converter. The other advantage is that the need for a higher-order anti-aliasing input filtering is assband and then suppressed by the digital filter stopband One advantage of using the PCM1750 in this oversampled mode with the optional DF1750 digital decimation filter is attenuation (from 24kHz to 96kHz). This effectively inthat the converter noise is spread over the full OHz to 96kHz greatly reduced.

N + 0된

of 48kHz). An FFT is performed on the digital output and ment, as with the SNR test, a full-scale 1kHz signal is to 24kHz) is summed and expressed in relation to the full-The key specification for the PCM1750 is total harmonic ment, THD + N is the ratio of Distortion_{bas} + Noise_{bas} / Signal_{bas} expressed in dB. For the PCM1750, THD + N is 100% tested at all three specified input levels using the production test setup shown in Figure 6. For this measureapplied and the sampling rate of the PCM1750 is set at 192kHz (which is 4X the standard digital audio sample rate the total power in all audio-bandwidth frequency bins (20Hz distortion plus noise (THD + N). In terms of signal measure scale input signal.

Performance Curves THD + N versus Frequency plots are shown at four different input signal levels (with and without a flat for all frequencies and input signal levels. In the Typical For the audio band, the THD+Nof the PCM1750 is essentially tX decimation filter): 0dB, -20dB, -40dB, and -60dB.

IC Data Book Supplement, Vol. 33c

Or, Call Customer Service at 1-608-548-6132 (USA Only)

PCM1750, however, typically has fewer than 16 codes (less

4

CHANNEL SEPARATION

To test channel separation, a 1kHz signal sampled at 192kHz is placed on one input of the PCM 1750 while the other input is held at 0V. An FFT is performed on the idle (0V) channel and the result checked to insure that the 1kHz tone is suppressed by a minimum of 96dB.

GAIN AND OFFSET ERRORS

•..

Gain errors can be adjusted by varying V_{REP} to either channel of the converter. This is accomplished by either using an adjustable external reference or by placing buffer amplifiers with adjustable gain between ${\rm VRE}_{\rm tot}$ and ${\rm VREF}_{\rm W}$ as shown the electrical specifications. Bipolar offset errors can be further reduced to zero by using the optional offset adjust-Initial gain and bipolar offset errors are laser trimmed at the wafer level and 100% final tested to insure compliance with ment circuitry shown in the connection diagram (Figure 7) in Figure 8a.

NTEGRAL: AND DIFFERENTIAL LINEARITY

DC Linearity Testing

that linear. The same observation also applies to differential linearity errors in the PCM1750. Because the PCM1750 is plots in the Typical Performance Curves. Not every code in the converter must be 15-bit linear to achieve the specified THD + N performance, but a very high percentage will be not 100% tested for DC linearity specifications, no minimum bits or more as can be seen from the THD versus Frequency The absolute linearity of the PCM1750 is on the order of 15or maximum specifications are given for integral or differ ential linearity errors.

No Missing Codes Operation

A no missing codes specification is not given for the PCM1750 for the same reasons as given above. The

than 0.01%) missing at a 14-bit resolution level. A 100% no missing codes specification cannot be maintained above the 12-bit level, although this has very little impact on overall bipolar zero operation zone (±1/8 of full scale range around bipolar zero or OV). The critical bipolar differential linearity error can be reduced from its initial value to zero using the lower major carry transitions of the converter. There are dynamic performance (THD + N). The few missing codes that do occur at higher resolution levels are at the bit-2 and typically no missing codes (at 14-bits) around the critical optional MSB adjustment circuitry shown in the connection diagram (Figure 7).

REFERENCE

be achieved using an external reference illus the ones explained in the applications section (Figures 8b, 8c). The Typical Performance Curves plot of V_{BB} Output versus Tempera-lure shows the full range of operation including initial error and typical gain drift. Pertissest performance data are found associated with the reference. Better drift performance can The gain drift of the PCM1750 is primarily due to the drift in the electrical specification table.

6.2

Reference Bypass

Both P18 and P25 (VREF, should be bypassed with a 10µF to 47µF sanahum capacion. If there are important system reasons for using the PCM/1750 reference externally, the outputs of P19 and P24 must be appropriately buffered, and bypassed (see Figure 8).

POWER SUPPLY REJECTION

of V_N per Because of the architecture of the PCM 1750, power supply rejection varies with input signal size. The spec table value is expressed in the relative terms of percent of $V_{\rm Pl}$ per

AUDIO COMMUNICATIONS, DSP D/A CONV.




FIGURE 6. PCM1750 Production Test Setup.

IC Data Book Supplement, Vol. 33c

for immediale Assistance, Contact Your Local Salesperso

percent change of the supply voluge. The PSR versus Frequency plot in the Typical Performance Curves show PSR expressed versus an increase in power supply ripple fre-

PERFORMANCE OVER TEMPERATURE

Specification Temperatures

PCM1750 will operate over the wider temperature range of All critical specifications are tested at 25°C. The drift specification temperature range is from 0°C to +70°C. The All critical specifications are tested 10°C to +85°C

Gala and Offset Drift

DC drift parameters such as temperature gain and offset drift. The primary cause of drift in the PCM1750 is the Although the PCM1750 is primarily meant for use in dynamic applications, specifications are also given for more traditional bandgap reference. Much lower gain drift can be realized if necessary by using any circuit similar to the external reference circuits shown in Figure 8. Also, refer to the Typical Performance Curves of V_{ES} Output versus Temperture.

Dynamic Performance

Dynamic performance is predominated by the absolute lineratity of the PCM1750. Because of the excellent ratio rature of poly-poly capacitors, there is virtually no change in dynamic performance of the converter over temperature (primarily THD + N). The dynamic specifi-

ANTI-ALIASING FILTER

cations over temperature cannot be guaranteed, however, as they are not 100% tested. : ::

To avoid introducing distortion, the PCM 1750 input must be driven by a low active impedance source (op amps such as the NESS32, Burr-Brown OPA2604, or equivalent are ideal).

> aliasing filter is implemented using low-cost dual audio op To prevent unwanted input signals from being aliased into factor of 2 or even 4, the roll off of the anti-aliasing filter can amps. This filter will suppress frequencies above 96kHz by filter will be adequate when using the PCM1750 in the 4X the passband of the converter, it is necessary to suppress all out of band signals above 1/2 the sampling frequency of the be reduced. In Figure 9, a 6th order, linear-phase, anti-ADC by using a low-pass filter. The requirement for an anti-For many applications a 4th or 2nd order anti-aliasing alissing filter, however, can be reduced by using oversamplir techniques. By raising the sample rate of the converter by

츌 41-14 自 ह्य ঠ WREFOUR

FIGURE 8a. Circuit for External Gain Adjustment Using the Internal Reference.

982

88 W

> MSB A4 Fight Offset Adj Right

*

SOUTHOR V_M Right

Conser 8

2 2 2 2 5

۴

=

ક્ર≩

Connect directly to ground plans

-||-

FIGURE 7. PCM1750 Connection Diagram.

62210

30

61 = =

Ref Out Right Ref in Fight

ğ

Jane Barrelle

C Data Book Supplement, Vol. 33c

Or. Call Customer Service at 1-800-548-6132 (USA Only)

should be connected to ground using a 0.01 pit capacitor, especially if traces to the potentionness are long, if the adjust pins are not used, they should still be bypassed to The MSB adjust pin connects to the center of the RIA/RIB reaistive divider for bit-1. After laser trimming this point is nominally 100mV. All the MSB and offset adjust pins

This input circuit configuration is required to achieve optimum SNR performance of the PCM1750. Various other

component values will yield satisfactory results, but the

resistor should never exceed 2000.

Buffer Amplifier

malog input as shown in the connection diagram (Figure 7).

Note the 1500 resistors and 220pF NPUT SIGNAL CONDITIONING

RC Input Circuit

capacitors on each

there are obvious limits to their range of adjustment. With a nominal internal voltage on these points of +100mV, there will be a greater limitation in making negative adjustments than positive. A negative voltage at either adjustment pin, Since there are internal 5kD resistors and clamp diodes to both ground and +5V on the MSB and offset adjust pins. however, is acceptable up to one diode drop (-0.6V) below

PCM1750P/U

The preferred method of MSB DLE adjustment is to input a small kevel signal and adjust for minimum THD + N

The simplified circuit diagram (see Figure 1) shows one of two complete channels on the PCM1750. The input switched capacitors, trim DAC and comparator are detailed. The trim DAC switches are activated whenever the corresponding bit

EXTERNAL ADJUSTMENTS

first 12 bits of the ADC have corresponding trim DAC circuits. The R1a to R12a and R1b to R12b resistors can be

is chosen during the successive approximation routine. The

laser trimmed at the wafer level if necessary to cornect for any nonlinearities. The nominal voltage for the internally buffered voltage output. It should be noted that just the act of connecting the optional adjustment circuits will affect the

generated V_{REF} is 2.75V and it is a relatively low impedance

Offset Adjust

Grounding the input to the converter as far ahead of the A/D as possible (in front of the anti-aliasing filter for example) The offset adjust switch (Som) position is controlled by whether the ADC is in the sample or hold mode. Switching from sample to hold effectively allows any charge offsets associated with the sampling process to be eliminated and then adjusting the bipolar zero error will remove the offsets associated with the entire sampling system.

LAYOUT CONSIDERATIONS

initial potentiometer settings (even if centered) would match the factory trimmed null potentials. If connected, the poten-

iometers must be properly adjusted.

ĝ

g

-0.01µF

Offices And Last MSB Aq Left Zgor ||

۸. او

SOUTH Edoka

₹

F RECEIPE 8

> ş° ٩ ş

4 10 • ~

\$ s ₹

ĸ

PE Con

100 000 000 Ş

MSB DLEs and bipolar offsets since it is unlikely that the

Optional External Adjust

Power Requirements

during evaluation, incoming inspection, repair, etc., where the potential of a "hot" socket exists, care should be taken to power the PCM1750 only after it has been socketed. power supply. Appropriate supplies or filters must be used. Although the PCM1750 positive supplies have separate digital and analog +5V, for most applications the +5V on at the same time. If one supply pin is powered and the other is not, the PCM 1750 may latch up and draw excessive both +V, and +V, should be connected together. However, digital supply pins should be connected to the +5V analog supply. If they aren't connected together, a potential latchup current. In normal operation, this is not a problem because condition can occur when the power supplies are not turned performance, especially noise and spikes from a switchin Noise on the power supply lines can degrade

supply pins as possible. Additional .01µF capacitors may be when high quality tantalums are used. The 0.1µF capacitor between P21 and P22 should be a low leakage type (such as All supplies should be bypassed as shown in Figure 7. The bypass capacitors should placed as close to their respective high-frequency rejection, but generally they are not required ceramic) and must be put as close to these pins as possible placed in parallel with the larger value capacitors to increase to reduce noise pickup.

Do not exceed -8V on the negative supplies at any time or investible damage may occur. Note the 10th resistors in aeries with each -5V supply line (shown in Figure-7) to help protect the part from severe damage if the supplies are over-The PCM1750 is sensitive to supply voltages outside the absolute maximum ratings shown in the specification tables. ranged momentarily.

Grounding Requirements

system design problems such as ground path resistance and contact resistance become very important. Because of the high resolution and linearity of the PCM1750,

commons of the PCM1750 are connected to different ground planes, care should be taken to keep them within 0.6V of The ACOM and DOOM pins are separated internally on the pround planes on the same board. If the analog and digital PCM1750. To eliminate unwanted ground loops, all commons (both analog and digital) should be connected to the same spedance ground plane. This should be an analog ground plane separate from other high-frequency digital each other to insure proper operation of the converter.

be made, the common return of the analog input signals should be referenced to the ACOM pins. This will prevent voltage drops in the power supply returns from appearing in A ground plane is usually the best solution for preserving mic performance and reducing noise coupling into sensitive converter circuits. Where any compromises must series with the input signal.

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.

for immediate Assistance, Contact Your Local Salesperson

the potentiometers and related resistors should be located as If external MSB and offset adjust potentiometers are used close to the PCM1750 as possible.

Minimizing "Giltches"

it would be on any sample/hold amplifier. The CONVERT rising edge should have minimal ringing, especially durin should be taken to avoid glitches during critical times in th sampling and conversion process. Since the PCM1750 ha converter can cause errors which are difficult to debug. Ca an internal sample/hold function, the signal that switches into the HOLD state (CONVERT going HIGH) is critical, a Coupling of external transients into the 20ns after it rises

APPLICATIONS

USING A DIGITAL FILTER

A 4X decimation filter is available for the PCM1750 called the DF1750. It is available in a 28-pin DIP or a 40-pin SOK package. The use of this filter greatly cases the implemen tation of the PCM1750 in audio band applications




FIGURE 8c. Low Noise, Low Drift External Reference

FIGURE 8b. External Reference Circuit Using Standard 2.5V Reference.

E E : 8 . . NOR CONTROL OF CONTROL OTX ITX

AUDIO COMMUNICATIONS, DSP D/A CONV.

FIGURE 9. Complete Sampling A/D Circuit with Anti-aliasing and Digital Filter, (44.1kHz output data rate). IC Data Rook Sundamer 1/ 1 11

62212

IC Data Book Supplement, Vol. 33c

USING AN EXTERNAL REFERENCE

rejection performance is desired, one of the external reference circuits shown in Figures 8b and 8c can be used. Note that the decoupling capacitors are still connected to VREF. External gain adjustment is now possible by using the references or by varying the gain on external buffer amplifiers. The range of acceptable external references is from +2.0V to Normally VREF_{OLY} is connected directly to VREF_{NY}. The typical value for V_{REF} versus Temperature is shown in the $+V_A=2.0V_s$ with 2.5V types being the most commonly available. Full scale input voltage range will be $\pm VREF_{ps}$ (a Spical Performance Curves. If better drift or power supply variable output options available on some precision voltage +2.5V VREF wesults in a ±2.5V input range).

If an external reference is used, P19 and P24 must be bypassed with at least 1µF capacitors.

SAMPLING A/D SYSTEM

It shows the implementation of (1) a 6th order, linear-phase, auti-aliasing filter (22kHz low-pass); (2) the PCM1750P A/D converter; and (3) a 4X digital decimation filter called for the PCM1750 (orderable by model number DEM1133) Figure 9 is a partial schematic of the demonstration fixture

the DF1750P. Not shown on this schematic, but included on the demo fixture, are latched parallel data outputs with strobe and a serial digital interface format (SPDIF) data transmitter. Also included on the DEM1133 are user breadboard areas for application specific circuit implementation.

CONNECTION TO DSP WITH DIGITAL FILTER

The PCM1750 and DF1750 combination can be connected to the serial ports of most popular DSP processor ICs (such as those made by AT&T, Motorola, TI, and AD) by adding a small amount of external glue logic. Figures 10 and 11 show the timing diagram and schematic for this interface.

for 32 bit word inputs. The glue logic generates a flag bit, as channel data. The flag bit will be low for left channel data and high for right channel data. the first bit of the 32 bit word, that signifies either left or right To use this interface, the DSP processor IC must be configu

PCM1750P/U

although only 16 bit data is shown in Figure 10. After the data is transferred into the DSP processor IC, it must be shifted toward the LSB by one bit in order to compensate for a clock. The DF1750 can be configured for either 16 or 20 bit data, iclay in the glue logic.





FIGURE 10. PCM175QDF1750 To DSP IC Timing Diagram

Or, Call Essiomer Sorvice at 1-880-548-6132 (USA Only)



AUDIO COMMUNICATIONS, DSP D/A CONV.

FIGURE 11. PCM1750/DF1750 to DSP IC Schematic.

MRR-moone

| IC Data Book Some on a 17 1 a.c.

SEMICONDUCTOR TECHNICAL DATA

Fiber Optic Transmitting Module TOTX195

Unit .


TOSHIBA SEMICONDUCTOR

TOTX195

TECHNICAL DATA

Simplex Digital signal transmission. Fiber Optic Transmitting Module for

- · Data rate : DC to 10 H b/s(NRZ code).
 - Transmission distance : Up to 50 m.
- · III interface.
- · 1f0 is driven by Differential circuit.



Current limitting resistor of LED.

- Non Connection. Input
- Non Connection.

1. Absolute Maximum Ratings. (Ta-25°C)

lte	Symbol	Rating	uni T
Storage Temperature	Isra	-40 to 85	Ç
Operating Temperature Torn	Topa	-40 to 85	Ç
Supply Voltage	Vcc	-0.5 to 7	^
Input Voltage	Α1 N	-0.5 to Vcc+0.5	۸
Soldering Temperature Ison	Tsot	360(1)	Ş
Note *** Soldering times	Λī ω	3 seconds.	

© The information contained herrin is presented only as a guide for the applications of our products. So responsibility is assumed by TOSHIBA (OXPORATION) or any inflamements of indirectual property or other rights of the third parties which asy result from its use. No factor is greated by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

TOBHIBA CORPORATION

2. Electrical and Optical Characteristics, (1a-25°C. Vcc-5V)

	NRZ Code (*) DC USING APF (*) and TORX194 - USING APF and TORX194 - USING APF and TORX194 -		3 2 2 2 2 2	The state of the s
IPLN CHIL A LW A P F A P P F A P I CC VIN C	<u>\$</u>		8 5 5 8	2 S S S
Lent Ortw			2 2 8 8 2 8	2 2 2
Lent. D t w		. -	8 t	S S
Δ t w Δ b f w C l u c c c c c c c c c c c c c c c c c c		·	ຂ	2
7 P F				
Pf Ap I cc	Width 100 hs		_	
P P f	Repetition 200ns, CL-10pf			
λ P I cc	.R-1.2kg (%)	•	9 '	8
l cc	•	670	1	2
High Level Input Voltage V.m		33	SS	1
In land land Walesan 17	2.0		1.	-
רחב ובאבו זוותו בחווקתב אור	•		9.0	>
High Level Input Current I	•		22	E
low level input Current 1	•		9.0	*

- 13) LEO is on when input signal is high level, it is off when low level,
 - (3) All Plastic fiber(980/1000.mm) with polished surface.
 - (4) Between input of TOTX195 and output of TORX194.
- *** Measure with a standard optical fiber with fiber optic connectors. Valued by peak.

TOSHIBA CORPORA'

TOTX195 R-1.2 kg, Peak value Pulse width 100ns. Pulse cycle 200ns Atw vs. Ambient temperature. Ambient temperature(C) Pf vs. Ambient temperature Ambient temperature Vcc-5V 18-25C. Vec-5V TOSHIBA SEMICONDUCTOR TECHNICAL DATA R-1.2 KD - 30 Polse width distortion (as) Variation of liber optic power(dB) TOSHIBA CORPORATIO 1.75 5.0 5.25 Atw vs. Supply voltage R-1.2 kΩ Ta-25C Pulse width 100ns Pulse cycle 200ns Supply voltage TOTX195 Pulse width distortion vs. Received optic power -24 -22 -20 -18 -16 received optic power(dbm) Pulse width 100ns. Pulse cycle 200ns fiber length 2m.TORX194, C.-10pf TOSHIBA SEMICONDUCTOR 4.75 5.0 5.25 la=25t, Vcc=5v TECHNICAL DATA R-1.2 kg. Peak value Pf vs. Supply voltage Supply voltage(V) Example of Typical Characteristics 9.5-91-97-= = Ë = č ÷ 2 3 pulse width distortionins) 0 7 (1) | Variation of liber optic power(dB)

TOSHIBA CORPORA

^<u>`</u>

ייני יפויפופר טינפע

TECHNICAL DATA


TOTX195

0 07-00 +7.01

TOSHIBA SEMICONDUCTOR

TOTX195

3. Connection Methed



Note ** Select a resistor value as follows;


Resistor	(a)	17.8 k	6.2 k	1.2 k
Transmission Distance	(8)	0.2 to 10	10 to 30	30 to 50

A. Applicable optical fiber with fiber optic connectors.

TOCP100-**HB, TOCP155-**HB, TOCP100P-**MB, TOCP155P-**HB.

5. Precautions for operation.

- Operation beyond the limit of the absolute maximum ratings may cause failure of (1) The absolute maximum ratings shows the fimits, which must not be exceeded even momentarily regardless of the external condition. the device.
- (2) Please be sure to solder Pins No. 5 and NO.6 of TOTX195 to PC board.
- (3) Power supply voltage.



- Please be careful not inject the solvent into module through the fiber optic (4) Do not use acid or alkaline soldering fulx cleaner solvent.
- If some solvent happens to be injected into the module , wipe off with a cotton boli. The recommended cleaner solvent is thichrolethane. connector holl.
- (5) When not using the module, always provide an attached protective cap to It.

FORHIBA CORPORAT

TOBHIBA CORPORATIC

SEMICONDUCTOR

National statement of the

TECHNICAL DATA


. Data rate : DC to 10 H ls/8(NRZ code).

. Transmission distance

Simplex Digital signal transmission.

Fiber Optic Receiving Module for

fiber Optic Receiving Module TORX194 Unit m



at a wide range of optical power level. Circuit is used for stabilized output

- ATC(Automatic Threshold Control)

. Ill Interface.

: Up to 1000 m(PCF). : Up to 50 m(APF).

GND 2

VCC

Case

1. Absolute Haximum Ratings(Ta-25 °C)

11.04	Sympol	Rating	1
authorities and a	1	-40 to 85	ပ္
אובשת ובשתבופותום		-40 to 85	ပ္
Operating temperature	Vec	-0.5 to 7	۸
Supply to toge	1 2	20	4
TOM TENEL COLDER COLLEGE		-	4
High Level Duckur vallen	L	260 (1)	ပ္
Soldering lemberature	=		
Note " Soldering time &		3 seconds.	

© The information contained herein is prevented only as a guide for the applications of our products. As responsibility is assumed by TOSHIBA CORPORA TION for any informances of intellectual property is no rether ratios of the future parties which may result from its use. No fetens is around by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

TOSHIBA CORPORATIO!

TOSHIBA SEMICONDUCTOR TECHNICAL DATA

TORX194

ド

2. Electrical and Optical Characteristics (1a-25°C, Vcc-5V)

Item	Svebol	Item Symbol Condition MIN	HIN	HIN. IYP.	1	MAX. Unit
Date Date		NRZ code(2)	ಜ		1	\$ €
Transmission		Using APF (*), 101X195	0.2		20	-
Distance		Using PCF (4) , TOTX194	0.2		1000	-
Delay Time(1→H)	10 LH	Fiber fength 2m.	·	•	120	æ
Delay Time(H→1)	Lour	Fiber length 2m.	·		120	S
Pulse Width	Δtw	Pulse width 100ns	.30 6:-		ဇ္တ	2
Distortion (%)		Pulse cycle 200ns				
		C. 10pf				
Maximum Receivable	Prax	10Hb/s. APF, TOTX195	=	,		5
Power (+)		10Hb/s, PCF, TOTX194	÷			8 8
Minimum Receivable	HIMd	10Hb/s, APf, 101X195	·		12-	*
Power 147		10Hb/s, PCf, TOTX194	Ŀ		-29	8
Current Consumption	Jec			22	Ç	=
Righ Level	Vok		2.7		•	>
Output Voltage						
low level	Yor		·		0.4	>
Output Voltage						,

Note (2) The duty factor must be such as kept 25 to 75 %.

High level output when optical flux is received. Low level output when

optical flux is not received.

(3) All Plastic fiber (980/1000 um) with polished surface.

** Plastic clad silica fiber (200/300 mm) with polished surface.

** Between input of a fiber optic transmission module and output of TORX194.

(4) BER ≤ 10-7, valued by peak.


TOSHIBA CORPORAT 1990-10-30

TECHNICAL DATA

TORX194

TOSHIBA SEMICONDUCTOR

Vcc-5V 10Hb/s KRZ random pattern PRAX VS. Ambient temperature - 20 ? Maximum receivable power(dB) Variation of



25 50 7 Ambient temperature(C)

TORX194

TOSHIBA SEMICONDUCTOR

TECHNICAL DATA

Example of Typical Characteristics

Paar. vs. Supply voltage Ta = 250

Pain. vs. Supply voitage

Ta=250

4, 75 5.0 5.25 Maximum receivable power(d8)

Yariation of

Variation of Kinimum receivable power(db)

Supply voltage(V)

Alw vs. Supply voltage (APF)

1a-25C Pulse Width 100ns Pulse cycle 200ns

30 0

Atw vs. Supply voltage (PCf)

1.75 5.0 5.25

Supply voltage(V)

0-0 P.m--14dBm 6-A P.m--29dBm Ta-25t Pulse width 100ns Pulse cycle 200ns -20 30 - 10 0

Yariation of Palation(ns)

4.75 5.0 5.25 Supply voltage

0-0 P.m**14dBs 6-4 P.m**27dBs

4.75 5.0 5.25 Supply voitage

Variation of district of distr (an)noi Inota ib

TOBMIBA CORPORATIC

TOBHIBA CORPORA

TOSHIBA SEMICONDUCTOR

Walter and and waster

TECHNICAL DATA

TORX194

Pulse width distortion vs. Received optic power (APF)

Pulse width 100ns. Pulse cycle 200ns

1a-25t, Vcc-5V

Fiber length 2m, CL-10pf

Ş

-27.1

Putse width distortion(ns)

TOSHIBA SEMICONDUCTOR

TORX194



TECHNICAL DATA

0-0 Pie-14dBm Atw vs. Ambient temperature. (APF) Pulse width 100ns. Pulse cycle 200ns Ta-25t, Vec-5V CL-10pf Variation of Paristion(ns)
Pulse width distortion(ns)

Atw vs. Ambient temperature. (PCF) 24 40 Ambient tesperature

70 RS 100

70 85 100 0-0 Pier-1848m A-A Pier-2948m Pulse width 100ns, Pulse Cycle 200ns CL-10pf Ambient temperature 1a=25t, Vcc=5V Variation of

Pulse width distortion vs. Received optic power (PCF)

received optic power(dbs)

Pulse width 100ns. Pulse cycle 200ns Fiber length 2m, C.-10pf 1a-25t, Vcc-5V Palse width distortion(ns)

-26 -24 -22 -20 -18

received optic power(dbs)


TOSHIBA CORPORATIC

FOSHIBA CORPORAT

SEMICONDUCTOR TOSHIBA

TECHNICAL DATA

3. Connection Hethod




4. Applicable optic conneal fiber with fiber optic connectors.

10CP100X-**HB. 10CP150X-**HB. 10CP101X-**HB. 10CP151X-**HB. 10CP156X-**HB(PCF). 10СР1000-**НВ, 10СР1500-**НВ, 10СР1010-**НВ, 10СР1510-**НВ, 10СР1560-**НВ 10CP100-**HB, 10CP155-**HB, 10CP100P-**HB, 10CP155P-**HB(APF).

5. Precautions for operation

- Operation beyond the limit of the absolute maximum rating may cause failure of (1) The absolute maximum ratings show the limits, which must not be exceeded even monentarily regardless of the external condition. the device.
- (2) Pins Mo. 5 and Mo. 6 of TORX194 are ground pins of housing. The housing is made of Please be sure to ground these pins for efficient shielding. conductive plastic for shielding purbose.
- (3) Additional precaution is necessary to ensure that conductive housing dose not touch other potential patterns.
- (4) Power supply voltage



- Please be careful not inject the solvent into module through the fiber optic (5) Bo not use acid or alkaline soldering flux cleaner solvent. connector hole.
- if some solvent happens to be injected into the module, wipe it off with a cotton ball. The recommended cleaner solvent is thichrolethane.
- (6) When not using the Bodule, always provide an attached protective cap to it.

T0RX194-8-	1990-10-30	TAROPROD ABINEDT
	1-	_

TOSHIRA CORPORATIC

. Data rate : DC to 10 H Is/S(MRZ code).

. Transmission distance


: Up to So m(APf). : Up to 1000 m(PCF).

fiber Optic Receiving Module for Simplex Digital signal transmission.

TORX194

fiber Optic Receiving Module TORX194

Uni: ma



at a wide range of optical power level Circuit is used for stabilized output

- ATC(Automatic Threshold Control)

. III Interface.

1. Absolute Haximum Ratings(1a-25 °C)

Ten.	Symbol	Kating	1	
Ctrane lemerature	lare	-40 to 85	Ç	
Operation lemerature	lora	-40 to 85	ပ္	
Supply Voltage	Vec	-0.5 to 7	^	
low level Output Current	ة	50	BA.	
High level Output Current	# -	-	¥.	٠
Soldering Temperature	Isra	260 (1)	٥	
Shones 6 - 2 seconds	702 6	Spud		

Note (1) Soldering time

monitored herein is presented only as a guide for the applications of our productial	
of the municipality is assumed by TOSHIBA CORPORATION for any infinitements in uniterating the implication	
or other rights of the burd operator which any result from six of tooking the component of	TOBHIBA CORPORATION
The second control and control	

TLU

SEMICONDUCTOR TOSHIBA

בובכובוכמו מוות מהי		2. [lectrical and optical characters Codition MIN	E	TYP.	1	HAX. Unit
Iten	Symbol	ub) code (2)	8		2	₽/s
Date Date		MAL LOUG	5		20	-
Transmission		USING APP 17 . IUIAISS	3			
		Using PCF (4) . 101X194	0.2		8	-
DISTANCE		Fiher length 20.	٠		120	ž
Delay line(1-11)	ET.	-6 40	ŀ		120	22
Defay Tine(H-1)	1	Fiber length ca.	1		1	
Pulse Width	Δtw	Pulse width 100ns	နှ -	•	રૂ 	2
Distortion (*)		Pulse cycle 200ns				
	_	C. 10pf				1
oldeviere Boreivelle	٩	10Hb/s, APF, 101X195	₹	·		dg g
MAXIBUR NECESTORIE		10Hb/s. PCF. TOTX 194	=	٠		g g
Power		+-	ŀ	Ŀ	12-	8
Minimum Receivable	× ×		Ŀ	ŀ	-59	dB.
Power to			ŀ	2	9	¥#
Current Consumption	٤		;	1		3
Righ Level	You		. <u>.</u>		•	•
Output Voltage			1	\downarrow	1	3
low level	۸٥٢		•	•	<u>.</u>	• •
But out Voltage			4	4	$\frac{1}{2}$	-

High level output when optical flux is received. Low level output when Note (*) The duty factor must be such as kept 25 to 75 %.

optical flux is not received.

(3) All Plastic fiber (980/1000 prm) with polished surface.

(*) Plastic clad silica fiber (200/300 mm) with polished surface.

(*) Between input of a fiber optic transmission module and output of TORX194.

(4) BER & 10-", valued by peak.

TOBMISA CORPOR